• Welcome to our site! Electro Tech is an online community (with over 170,000 members) who enjoy talking about and building electronic circuits, projects and gadgets. To participate you need to register. Registration is free. Click here to register now.

Flipflop counter

Status
Not open for further replies.
I have a pulse as a input of a counter will u plz suggest me the counter design.
The ckt should work like this:
when the is first positive and then negative it should up count
when the is first negative and then positive it should up count
PLZ ONLY USE FLIPFLOPS
:confused::confused::confused::confused::confused::confused::confused::confused::confused::confused::confused::confused::confused::confused::confused:
 

Attachments

MikeMl

Well-Known Member
Most Helpful Member
I have a pulse as a input of a counter will u plz suggest me the counter design.
The ckt should work like this:
when the is first positive and then negative it should up count
when the is first negative and then positive it should up count
PLZ ONLY USE FLIPFLOPS
count UP when input pulse is +-
count DOWN when input pulse is -+???
 
look @ diagram i have designed a counter whose output is like this.
When an object is entering the pulse is exactly as shown in the figure.That pulse is given by my sensor ckt and this ckt gives exactly opposite pulse when the object leaving is leaving.
Entering->counted up
leaving->counted down..
plz help........
 

zorbzz

Member
Gotta love it when people say they have designed things but really want you to do all of the designing. :)
 

Papabravo

Well-Known Member
I have a pulse as a input of a counter will u plz suggest me the counter design.
The ckt should work like this:
when the is first positive and then negative it should up count
when the is first negative and then positive it should up count
PLZ ONLY USE FLIPFLOPS
:confused::confused::confused::confused::confused::confused::confused::confused::confused::confused::confused::confused::confused::confused::confused:
Which logic family are we talking about? The only flip-flops I am familiar with are edge triggered -- period. Did you come up with this marvelous design in the margins of your favorite SF novel?
 

MrDEB

Well-Known Member
Someone is confussed or ??

when the is first positive and then negative it should up count
when the is first negative and then positive it should up count
when the is first positive and then negative it should up count

[COLOR="Teal"when the is first negative and then positive it should up count][/COLOR]
they both count up??
only way I see is to use a couple of gates as inverters
 

Grossel

Well-Known Member
solution provided :)

Which logic family are we talking about? The only flip-flops I am familiar with are edge triggered -- period.
Actually, PLS is pretty much based on set/reset flip-flops. And it's fairly possible to make out a counter (ok, wee need aditional D-flipflops too for counting function) out of it.

Have a mix of a capacitor input to sense negative pulses, and you'll be on right track ;)
 

Papabravo

Well-Known Member
Actually, PLS is pretty much based on set/reset flip-flops. And it's fairly possible to make out a counter (ok, wee need aditional D-flipflops too for counting function) out of it.

Have a mix of a capacitor input to sense negative pulses, and you'll be on right track ;)
The only thing I've EVER used SR flip-flops for is pushbutton debouncing. I don't even do that anymore, since doing it in firmware is much more robust. I'm primarily a JK designer.

I am not familiar with PLS; could you expand the acronym? I Googled it and came up with a lot of nothing. Did you mean PLC? That's what Google asked me.

It almost seems as if we are talking about ternary logic, or logic with three levels, positive, ground, and negative. Is this the case? I can envision a state machine that would accumulate pulse pairs and count up or down. Is there a separate clock signal that we are using to sample the pulse trains, or is a clock generated for each pulse pair?
 
Last edited:

Papabravo

Well-Known Member
What the OP is probably looking for is a quadrature counter using flipflops.
That may be the case, but how exactly does a TTL part handle the levels shown in the original diagram? From what looks like a ground reference there is a positive going pulse and a negative going pulse. I'm pretty sure that TTL won't be happy with a below ground pulse and it will drive a CMOS part bats.
 

kchriste

New Member
Forum Supporter
Agreed. What ElectronicsDevil needs to do is show us a schematic of the circuit which produces this bipolar waveform. A more useful waveform may be available. I suspect that this is a school assignment since only flip-flops can be used.
 

Papabravo

Well-Known Member
I'm not holding my breath waiting for his return.
 

Grossel

Well-Known Member
I am not familiar with PLS; could you expand the acronym? I Googled it and came up with a lot of nothing. Did you mean PLC? That's what Google asked me.
Sure it is, I just forgot PLS is a norwegian shortsaying. PLC (english).
 
Status
Not open for further replies.

Latest threads

EE World Online Articles

Loading
Top