can anyone give me logic diagram edge troggered master slave s-r flip flop implementation with nand gates only and also its truth table.how its different from pulse triggered master slave s-r. i will be highly regard for giving this kind of information