Help with non-overlapping clock generator

Status
Not open for further replies.
Ron,
Can you simulate this circuit in LTspice?
I need timing diagrams for Vi,Phi1,Phi2,Vo1,Vo2...Vo8?
Phi1 and Phi2 are signals at the output of non-overlapping clock generator in post 2.
 

Attachments

  • cmos tg dynamic shift register.JPG
    14.1 KB · Views: 430
Last edited:
Ron,
Can you simulate this circuit in LTspice?
I need timing diagrams for Vi,Phi1,Phi2,Vo1,Vo2...Vo8?
Phi1 and Phi2 are signals at the output of non-overlapping clock generator in post 2.
Your computer seems to be working. There is no time like the present to learn LTspice.
 
I don't need to learn LTspice.
I only need that diagrams because I can't find that in any book.
 
Last edited:
Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…