Continue to Site

Welcome to our site!

Electro Tech is an online community (with over 170,000 members) who enjoy talking about and building electronic circuits, projects and gadgets. To participate you need to register. Registration is free. Click here to register now.

  • Welcome to our site! Electro Tech is an online community (with over 170,000 members) who enjoy talking about and building electronic circuits, projects and gadgets. To participate you need to register. Registration is free. Click here to register now.

Frequency divide by 15

Status
Not open for further replies.
My preference is to add a FF to the counter reset to avoid any concerns about a race problem or having to add a kludge RC delay.

Below is a CD4029B up/dn counter with parallel-load, configured as a down-counter to do a divide by 15.
The FF gives a clean, one clock-period-wide reset (Parallel-load Enable) signal.

The total number of ICs is the same as using a counter with a decode gate.

upload_2018-7-2_11-43-35.png

Edit:
Below is a circuit that uses a 74HC163 synchronous parallel-load (up) counter so it needs just an inverter instead of a FF to give a full single-clock-period, Parallel-load Enable signal.
upload_2018-7-2_20-45-47.png
 
Last edited:
Status
Not open for further replies.

Latest threads

New Articles From Microcontroller Tips

Back
Top