• Welcome to our site! Electro Tech is an online community (with over 170,000 members) who enjoy talking about and building electronic circuits, projects and gadgets. To participate you need to register. Registration is free. Click here to register now.

Flip flop with set reset input

Status
Not open for further replies.

Parth86

Member
Hello
I am confused with this flip flop
set reset flip flop.jpg
When both set and reset inputs is activate, output will be high. because will be same as input on raising edge of clock. When set input activate output will high. When reset input activate output will low. What will the output when both set and reset input is activate?
 

ronsimpson

Well-Known Member
Most Helpful Member
From data sheet of CD4013 or MC14013.
If S and R both = 0 then (clock, D, Q and /Q all work like a DFF should)
If S=1 and R=0 then Q=1, /Q=0
If S=0 and R=1 then Q=0, /Q=1
If S=1 and R=1 then Q=1, /Q=1
upload_2016-9-14_7-7-32.png
 

alec_t

Well-Known Member
Most Helpful Member
What will the output when both set and reset input is activate?
Check the datasheet for your particular flip-flop.
 

alec_t

Well-Known Member
Most Helpful Member
If S=1 and R=1 then both outputs will be 1 at the same time.
 

Dr_Doggy

Well-Known Member
S & R dont need the clock to operate they are "asynchronous", thats why there is an x in that column.... cause it doesn't matter , also when setting or resetting it does not matter the value of D either

only J & K need clock , or in this case D. cause they are synchronous they only operate on the clock edges trigger, in this case its a positive edge trigger
 

MikeMl

Well-Known Member
Most Helpful Member
I don't understand case when S=1 and R=1, than Q=1 and /Q=1
For this type of flip-flop, that is an illegal state (not allowed to happen, never supposed to happen). If you do it anyway, then the disclaimer applies
 

crutschow

Well-Known Member
Most Helpful Member
As Mike stated, having both Set and Reset high at the same time is an illegal state, which is normally avoided..
When the Set and Reset go low, then the output will be determined by the last input to go low.
 
Status
Not open for further replies.

Latest threads

EE World Online Articles

Loading
Top