Dumb Verilog Question

Can you have an output to one of your modules a register? Or does it have to be a wire?

If you're asking if an output from a module ( ie a signal defined in your port list as output ) can be a register, the answer is yes. Inputs can never be defined as registers.