Continue to Site

Welcome to our site!

Electro Tech is an online community (with over 170,000 members) who enjoy talking about and building electronic circuits, projects and gadgets. To participate you need to register. Registration is free. Click here to register now.

  • Welcome to our site! Electro Tech is an online community (with over 170,000 members) who enjoy talking about and building electronic circuits, projects and gadgets. To participate you need to register. Registration is free. Click here to register now.

Dumb Verilog Question

Status
Not open for further replies.
If you're asking if an output from a module ( ie a signal defined in your port list as output ) can be a register, the answer is yes. Inputs can never be defined as registers.
 
Last edited:
Status
Not open for further replies.

New Articles From Microcontroller Tips

Back
Top