• Welcome to our site! Electro Tech is an online community (with over 170,000 members) who enjoy talking about and building electronic circuits, projects and gadgets. To participate you need to register. Registration is free. Click here to register now.

Current mirror.

Status
Not open for further replies.

RCinFLA

Well-Known Member
The reason is R2 is higher value then mirror resistor allowing Q2 drain to drop lower then its gate voltage. The variance will get greater as Q2 get closer to saturation.

Different FET's will be more or less sensitive to the reaction to lower Vds voltage on the current mirror.
 
Status
Not open for further replies.

Latest threads

EE World Online Articles

Loading
Top