Continue to Site

Welcome to our site!

Electro Tech is an online community (with over 170,000 members) who enjoy talking about and building electronic circuits, projects and gadgets. To participate you need to register. Registration is free. Click here to register now.

  • Welcome to our site! Electro Tech is an online community (with over 170,000 members) who enjoy talking about and building electronic circuits, projects and gadgets. To participate you need to register. Registration is free. Click here to register now.

Current Fed Full bridge converter

Status
Not open for further replies.

Archit

Member
Hello people I am trying to make current fed full bridge DC/DC converter.
Specifications:
input voltage-30V to 45V
Output voltage 350V
Output Current 14A.
I have attached my LT-Spice file
Problems:
1-Simulation is slow
2-ripples in switch voltage.
3-Primary side voltage
Please tell where is the problem. Thanking in anticipation.

Edit. I changed the voltage source and inductor to constant current source. But switch voltage is still rising. and it still has ripples. Please help
 

Attachments

  • Current fed full bridge.asc
    5.2 KB · Views: 167
Last edited:
Welcome to ETO!
There is a lot of shoot-through current through the top and bottom FETs because of overlap in their Vgs drive waveforms. You need to avoid overlap and allow some dead-time.
The gate drive voltages are excessive and would fry the FETs in the real world.
 
Welcome to ETO!
There is a lot of shoot-through current through the top and bottom FETs because of overlap in their Vgs drive waveforms. You need to avoid overlap and allow some dead-time.
The gate drive voltages are excessive and would fry the FETs in the real world.
Overlap has been done intentionally because there is a current source at the input.
 
Welcome to ETO!
There is a lot of shoot-through current through the top and bottom FETs because of overlap in their Vgs drive waveforms. You need to avoid overlap and allow some dead-time.
The gate drive voltages are excessive and would fry the FETs in the real world.
Agreed. But it doesnt matter here in LT spice.
 
I think the primary voltage build-up is due to the average current through L1 being non-zero.
 
:confused: LTS is telling me the average, over the 100mS sim interval, is ~180mA.
 
I don't know what you are trying to build but this is a current fed full bridge boost circuit.
In your circuit: input is current I changed to voltage. ("current" = current in inductor)
Changed gate voltage from +/-30Vpk to +/-20V. (real world max voltage on G-S)
I also used a Pulse Voltage Source as input. This circuit wants to start up at zero volts. (initial condition problems)
 

Attachments

  • Current fed full bridge Ron.asc
    5 KB · Views: 162
I don't know what you are trying to build but this is a current fed full bridge boost circuit.
In your circuit: input is current I changed to voltage. ("current" = current in inductor)
Changed gate voltage from +/-30Vpk to +/-20V. (real world max voltage on G-S)
I also used a Pulse Voltage Source as input. This circuit wants to start up at zero volts. (initial condition problems)
I got the problem.. Rising of switch voltage is because of the RCD clamp circuit. But if I remove this then the stress voltage is too high across the switches.
Please help to solve this issue.
 
Investigate why there's slight asymmetry in the inductor current?
I got the problem.. Rising of switch voltage (Vds) is because of the RCD clamp circuit. But if I remove this then the stress voltage is too high across the switches.
Please help to solve this issue.
 
This is not how you make a "current fed full bridge boost circuit".

Energy stored on L4 pushes your voltage up. Please remove it and see what happens.
 
This is not how you make a "current fed full bridge boost circuit".

Energy stored on L4 pushes your voltage up. Please remove it and see what happens.
But That is the leakage inductance of the transformer. NO matter what I do It will be there practically.
 
This is not how you make a "current fed full bridge boost circuit".

Energy stored on L4 pushes your voltage up. Please remove it and see what happens.
Also, If I remove it them , the current through the primary side is in KAmps range.
 
The "Constant Current" name comes from the constant current in L3.
Increased frequency, reduced the inductors/transformer size, New snubber, Use K1=0.995 for leakage inductance, changed D=0.64 to get 350V.
upload_2018-5-13_22-32-12.png
 

Attachments

  • Current fed full bridge Ron100k.asc
    6 KB · Views: 159
Status
Not open for further replies.

Latest threads

New Articles From Microcontroller Tips

Back
Top