Cmos inverter delay calculation using analytical model

Status
Not open for further replies.

ANALA

New Member
From alpha power law,analytical delay model for CMOS inverter is given by

DELAY directly proportional to VDD/(VDD-VTh)^alpha

Using this equation how do i calculate the delay for inverter and what should be the proportionality constant..i have extracted Vthn=0.6 ,Kn=0.0007 alphan=1.5, Kp=0.00049 Vthp=0.5 , alphap=1.1 from MATLAB curve fitting and VDD varies from 0.2V - 0.4V..I m using 16nm LP model file from ASU...output load capacitance is 1aF.. But since Vth is greater then VDD it returns complex values for delay..
 
Last edited:
Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…