Hi,
Are you trying to design a circuit without looking at the PLL's datasheet?
According to its graph, your timing capacitor is so big it will lock the PLL to an input frequency of about 80Hz.
For 30KHz and a 3.9K resistor, the timing cap should be about 0.003uF.