can anyone help me simplify this?

Status
Not open for further replies.
hi, the res/cap circuit is something like this?

but for U6A and U5A, why i couldnt replace them with a NAND gate? the output waveform would be neither high nor low if i used NAND insteed.

hi,
The top of the 10K has to go to the +V, so that on power up the FF is cleared.
You will have to use an OR gate to combine the output of the Res/Cap and the logic Clear.

You could use a NAND for U6A/5A, but as a designer you should consider the total ic count.!

EDIT:
Look at this image, its not been fully checked, but should suggest a solution.
 

Attachments

  • Cntr1.gif
    8 KB · Views: 234
Last edited:
Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…