Continue to Site

Welcome to our site!

Electro Tech is an online community (with over 170,000 members) who enjoy talking about and building electronic circuits, projects and gadgets. To participate you need to register. Registration is free. Click here to register now.

Register Log in
  • Welcome to our site! Electro Tech is an online community (with over 170,000 members) who enjoy talking about and building electronic circuits, projects and gadgets. To participate you need to register. Registration is free. Click here to register now.

Recent content by Gopal Adhikari

  1. G

    Calculation of DNL and INL for a R/2R DAC

    Dear Mike, I have gone through this app note already.The problem is that my DAC has some gain errors, I don't know how to nullify this error. this note suggests that INL can be measured after the other errors are nullified if you have some example workout, it would have been a lot help...
  2. G

    Calculation of DNL and INL for a R/2R DAC

    Hi teachers out there, I have designed a 4-Bit DAC whose Output is as shown in the attached simulated.txt. I need to calculate the INL and DNL of the DAC. It also has some gain error. I tried calculating the dNL and INL. But I think something Fishy is going on with my calculations. Please...
  3. G

    help in design of CMFB Circuit for two stage fully differential opamp

    Dear all, ok Now I have some grasp on CMFB Design, the AC response looks good (may be). But my opamp doesnot work during transient simulation. Can you guys help me with that. I have uploaded the schematics, model file, and png files for output of AC and transient responses. please help. gopal
  4. G

    help in design of CMFB Circuit for two stage fully differential opamp

    Dear all, I have designed a two stage opamp. I cannot do its CMFB Circuit. What is the procedure of designing a cmfb circuit for a two stage opamp. can anybody give a full design example of an opamp with its CMFB and bias circuit. Help appreciated. my design of two stage opamp is (μnCox≈246.74...
  5. G

    design of folded cascode opamp help needed with bias circuit

    Hello everyone, I have been facing problem in designing a folded cascode CMOS opamp. I have designed the mosfets aspect ratios for the amplifier circuit but i could not design the bias circuit. I admit i am not very good at designing circuits. so can people here help me with the bias circuits...
  6. G

    LDO Simulation of PSRR, Slew Rate,

    :)wow!:):woot: thanks MikeMI, you taught me a great deal. I cannot tell how thankful I am. I wished to get this sorts of replies. Thank you very much.
  7. G

    LDO Simulation of PSRR, Slew Rate,

    thanks for the reply spec. But can you provide the circuit diagram and procedure to measure or simulate these parameters? it would help me a lot.
  8. G

    LDO Simulation of PSRR, Slew Rate,

    Dear all, I have designed a CMOS LDO with specifications ILoad=50mA Vdropout=200mV the design was simulated using LTSpice IV I just did the transient analysis and found the output voltage is good as expected. My problem is, I dont know how to simulate the PSRR values, the Slew rate, and what...
  9. G

    Help needed in Designing of two stage CMOS opamp

    You edited the schmatics i uploaded? And what u did was "connected a vss instead of gnd, and connected one of the inputs to gnd? That means design is correct is it? If thats it... Can u help me to find out the psrr, cmrr, slew rate, and other specs of opamp using ltspice simulation.... ...
  10. G

    Help needed in Designing of two stage CMOS opamp

    I dont understand what you mean... I have attached a model file .. design specification and it is a simple two stage opamp. it can be found in the internet and as is designed in my post..
  11. G

    Help needed in Designing of two stage CMOS opamp

    spec can you verify this design using hand calculations or by any other simulators
  12. G

    Help needed in Designing of two stage CMOS opamp

    please help
  13. G

    Help needed in Designing of two stage CMOS opamp

    Dear all, I am trying to design a two stage opamp. I have gone through texts to equip with basic ideas to design a opamp. The problem is dont know how to choose the ICMR Values and the values of Vth1max, Vth1 min, Vth3max. The Design Procedure i used is as follows. (μnCox≈246.74 and...
  14. G

    DAC

    Thank you Very Very much eTech. Now I can do what I need to do.
  15. G

    DAC

    Thank You eTech. your switch model works as needed. Further more, I need to know the internal circuitry for the switch. I am afraid but Can you please send me the internal diagram for switch. I think you designed the switch using the SW from LTSPICE. Or did you do something else. I am poor at...
See more

Latest threads

New Articles From Microcontroller Tips

Back
Top