Variable Frequency And Duty Cycle

Status
Not open for further replies.

BrownOut

Banned
A recent discussion on a circuit with which frequency and duty cycle can be varied independent of each other was the inspiration for the attached circuit. R10 and R15 are intended to model a variable resistor with the input connected to the wiper. This controls the duty cycle. Frequency is controlled independently via R9. In the simulation, two discreet frequencies are chosen by R9, and duty cycle is set to approximately 66%. The duty cycle is visably unaffected by the frequency.

The advantage of this curcuit is the output is taken from the timer, and exploits the excellent characteristics of the timer's output stage. Another point is an application might requre the variable duty cycle period start coincedent with the timer's period. That can not be achieved by using a comparator connected to the timer's capacitor, as in other designs.
 

Attachments

  • VarFreq&Duty.JPG
    178.4 KB · Views: 533
Here's a similar idea that I was working on last week.
I have included the .ASC file, so anyone with LTspice can simulate it.
 

Attachments

  • independent Freq & D.C. with cap mult.PNG
    32.4 KB · Views: 660
  • 555 astable with cap multiplier.asc
    3.3 KB · Views: 261
Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…