Follow along with the video below to see how to install our site as a web app on your home screen.
Note: This feature may not be available in some browsers.
You may have a problem then with the LED risetime, since your amp would have an anticipated risetime of 3.5ns. Not sure what a typical LED risetime is but I suspect it may be more than that. You may have to find a fast laser diode for your source, such as those used for measuring distance, or use such a range finder as your signal source.
That's a rather high bandwidth transconductance amp. Have you simulated the design with typical parasitic capacitances?
How would you generate the short pulses with your CW laser diode?Can i use any CW laser diode instead of Pulsed laser diode to generate 10ns wide laser pulses with 10 KHz rep rate to check the bandwidth as i don't have any pulsed laser diode.
I haven't simulated the amplifier yet but will try soon. Any idea in this regard will be highly appreciated.
How would you generate the short pulses with your CW laser diode?
Make sure you include estimated stray capacitances in your circuit simulation, particularly at the input nodes, since even a few pF can have a significant effect on a circuit's performance at 100MHz.
As long as the pulses have a fast rise-time, that should work. Edit: They don't necessarily require a high rep rate.I mean can CW laser diode be drived with Pulsed laser diode driver (generating narrow pulses with high rep rate) without demaging the CW laser diode.
By Stray capacitances you mean opamp input common mode and differential capacitances and stray capacitance of feedback resistor? or anyother stray caps
Incidentally, for best minimum capacitance you do not want to put the critical summing nodes of an op amp over a ground plane, so you want to remove any ground or voltage planes in that area.
That should be OK. Just keep the ground plane away from any of the summing junction node traces and components.What do you mean by this. I can only have a single sided pcb. I want to put my SMT Opamp ic (OPA657) at bottom (soldering) side containing the ground plane and circuit traces also and all others components at the top side. Does this scheme correct?