• Welcome to our site! Electro Tech is an online community (with over 170,000 members) who enjoy talking about and building electronic circuits, projects and gadgets. To participate you need to register. Registration is free. Click here to register now.

help lrl pcb

Not open for further replies.


New Member
hi all friends

I like electronics but I'm bad

I need your help

i have a schema for a longrange locators and i like need pcb

I do not know if the diagram is correct

I ask you with great politeness to help me and make me this pcb

thank you for all



Well-Known Member
Most Helpful Member
You need decoupling caps for all your ICs. Mainly your MCU and op-amps. I also see no power connections on your MCU.


Well-Known Member
Most Helpful Member
Your .zip file is a bunch of Proteus-generated files to manufacture a PCB. If you "save as" or "print as" as .pdf and post the .pdf, more of use will be able to view it. I am not able to open .rar files and about 2 weeks ago spent a lovely evening getting rid of WINRar. Again, please post .pdf or .zip for maximum audience.


New Member
Where is the hex file ?
Thank you very much for project King LRL V4.1!
Where is the hex file for King v.4.1?
Please reply me on my E-mail address:

Please do not post email addresses out in the open forum. It invites bots and spammers. Use the private messaging tool instead. - A Moderator

Thank you in advance for your answer!
hi dear friend

thank you very much for your answer and your help

I found this on the website longrangelocators

some people who have done project say it is incorrect and incomplete

please friend help i swear i'm beginner in electronics
Last edited by a moderator:


New Member
I will recommend some pcb roting tips:

1. Distribute the components on the PCB.
2. Do a good routing planning
3. Check the tracks fit in the defined space
4. Separate the analog part of the digital part.
5. Route the tracks to 45 degrees.
6. Do "sneaking" to the traces
7. Define good retung path.
8.Put copper zones or ground planes to improve the performance of GND and PCB itself
9. Define a track width according to current and space according to voltage
10. Use Routing strategies (minimize usea of vias)
11. Using an adequate routing topology (star or flow)
12.Route the decoupling network optimal

Advertising removed - moderator.
Last edited by a moderator:
Not open for further replies.

Latest threads

EE World Online Articles