Continue to Site

Welcome to our site!

Electro Tech is an online community (with over 170,000 members) who enjoy talking about and building electronic circuits, projects and gadgets. To participate you need to register. Registration is free. Click here to register now.

  • Welcome to our site! Electro Tech is an online community (with over 170,000 members) who enjoy talking about and building electronic circuits, projects and gadgets. To participate you need to register. Registration is free. Click here to register now.

FPGA LED Help w/ Verilog

Good job! I suggest that instead of relaxing the constraints, you just eliminate the offset. I don't think it's needed anyway. But if you're relaxing the clock period, you might get a design that doesn't work. At least in the future, your clock period should reflect the actual clock being used.
 

Latest threads

Back
Top