I'm having difficulties troubleshooting a possible unintended latch. The board I'm testing with is an Altera DE2-115. I'm using the platform designer and the VHDL code that I had to enter was just the component and ports:
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all...