Hello. I'm having trouble with part of this problem I'm working on.
Part of it wants me to "Derive a circuit for the AB latch that has four 2-input NAND gates and 2 inverters". This is where I'm stuck at I have no idea how to do this.
I also wanted to know if I got this right. In the first part it asked for us to make a state table and equation for AB as follows:
A and B = 0, Q = 0
A or B = 1, Q is unchanged
A and B = 1, Q = 1
A B Q+
0 0 0
0 1 Q
1 0 Q
1 1 1
Q+ = BQ + AQ + AB
Part of it wants me to "Derive a circuit for the AB latch that has four 2-input NAND gates and 2 inverters". This is where I'm stuck at I have no idea how to do this.
I also wanted to know if I got this right. In the first part it asked for us to make a state table and equation for AB as follows:
A and B = 0, Q = 0
A or B = 1, Q is unchanged
A and B = 1, Q = 1
A B Q+
0 0 0
0 1 Q
1 0 Q
1 1 1
Q+ = BQ + AQ + AB
Last edited: