I get the following with a lower bias than you had :
Seems like this part claim RRIO does not want input Vref close to its + rail, if one plays around
with diode Voffset and the +Vref....but then I would do the DC analysis by hand to get what
T(DC) should be..