circuit extraction from layout

Status
Not open for further replies.

mit_mohit

New Member
I am working on a VLSI project where I have to do MAGIC layouts. When we extract the circuit from the layout using the command:-
ext2spice -fspice3 <filename>
In this extracted spice file for some of the PMOS and NMOS area and perimeter is shown 0 though their widhth and length are properly specified. What is the reason for this problem and how it can rectified?
( the technology used for layouts is 0.35micrometer technology)
Also can anyone provide me with optimized layouts for edge triggered D flip flop for the above technology.
 
Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…