A verilog language question

[Junker_eu]

Who knows the means of the sentence " always @ (1)" in verilog?

 

[BrownOut]

That only means the code block will continuously execute. This is a simulation construct that is ignored in synthesis.