Continue to Site

Welcome to our site!

Electro Tech is an online community (with over 170,000 members) who enjoy talking about and building electronic circuits, projects and gadgets. To participate you need to register. Registration is free. Click here to register now.

  • Welcome to our site! Electro Tech is an online community (with over 170,000 members) who enjoy talking about and building electronic circuits, projects and gadgets. To participate you need to register. Registration is free. Click here to register now.

will frequency division change the phase?

Status
Not open for further replies.

saurabh17g

New Member
I have two frequencies of 10MHz each just that one of them is lagging behind other by some interval.
for the purpose of measurement, i have constructed a circuit that divides the frequencies by say 32.
so will the phase difference between the older frequencies and the newer frequencies be different?
 
You mean you have two counters (frequency dividers)?

If so, since the counters can come up in any state at power up, so you could have 32 different alignments of the two outputs. You would have to devise some special reset logic to guarantee that the two dividers are initially in step.
 
if i do so, will the phase diff between 10Mhz freqs and 10/32 Mhz be equal?

Suppose your two counters change state on rising edges of their respective clocks. Suppose C2 is 1/4 period behind C1 (25ns out of 100ns). Both counters are dividing by 32. Assuming they are initially synchronized, the change of C2's output will still occur 25ns after C1, which is only 25/3200 of the period.
 
ok, if i synchronize, there will be no additional phase change due to counters associated with main phase diff between two main signals?
 
ok, if i synchronize, there will be no additional phase change due to counters associated with main phase diff between two main signals?

No, the original skew from one clock to the other clock will appear between the divided output from one counter to the other counter.

If you want two divided signals that both change at the same time, maybe you could use a D-flipflop to delay one counter's output with the other counter's clock?
 
what is original skew?

As I already told you, skew is the delay from rising edge of Clk1 to Clk2.

Original refers to the original undivided 10MHz signals.

If the delay between CLK1 and CLK2 is 20ns, the delay between CLK1/32 and CLK2/32 will also be 25nsec.
 
Status
Not open for further replies.

Latest threads

New Articles From Microcontroller Tips

Back
Top