Continue to Site

Welcome to our site!

Electro Tech is an online community (with over 170,000 members) who enjoy talking about and building electronic circuits, projects and gadgets. To participate you need to register. Registration is free. Click here to register now.

  • Welcome to our site! Electro Tech is an online community (with over 170,000 members) who enjoy talking about and building electronic circuits, projects and gadgets. To participate you need to register. Registration is free. Click here to register now.

Why does phase shift full bridge simulation have dc bias level in magnetising current?

Status
Not open for further replies.

Flyback

Well-Known Member
Hello,
Here are simulations ( in the free LTspice) of a Full Bridge SMPS, and a Phase Shift Full Bridge SMPS.
Why is it that the phase shift full bridge smps has a dc bias level in its magnetising current? (you can see the magnetising current by pasting the supplied expression in the simulation schematic into the waveform window, using “add trace”…just right click in the top bit of the waveform window and paste the expression into the window that pops up)
The plain full bridge has no dc bias level in its magnetising current. (This is what you would expect for both topologies)
 

Attachments

  • _PHASE SHIFT FULL BRIDGE.ASC
    9.8 KB · Views: 378
  • _PLAIN FULL BRIDGE.ASC
    10.5 KB · Views: 346
Status
Not open for further replies.

Latest threads

New Articles From Microcontroller Tips

Back
Top