Because the DRAIN of the FET's goto to positive (Vdd), the collector of a bipolar IC goto positive (Vcc), and the SOURCE of the FET goes to ground (Vss).
These obviously apply to NPN and N channel devices, but it's common practice for IC's, and used regardless of polarity (a chip will almost certainly have BOTH polarity devices internally anyway!).