Sir,
I am doing a project for simulation of double tail comparator using 180 nm cmos technology.My tool is lt spice .Now i am stuck at the design details of double tail comparator.Hope you can help sir.
And you need to know the specifications of the N and P channel transistors, the diffusion resistances and capacitances, the parasitic capacitances for the various layers specific CMOS process you are designing for. Those details are usually modeled in a simulation library (in this case, specific to LTSpice). If you do not have a pre-made library to install into LTSpice, your job will be much harder...
Sir, this is the circuit we are working on.I do not know how to set w and l ratios for the transistor.so can you help me regarding the design of this circuit.
Sir, this is the circuit we are working on.I do not know how to set w and l ratios for the transistor.so can you help me regarding the design of this circuit.