Hi,
I saw several designs of Addition Circuits using AND -> OR Gates, as in attached picture below.
Does it take less hardware to implement an AND -> OR Gate?
My lecturer said something about having AND -> OR -> INV Gate rather easy for implementation, but did not follow him.
Certainly if the AND>OR gate is in one package it would take fewer chips to implement the function then a separate AND and OR gate. It likely also takes less total internal circuitry and would have less propagation delay then two separate chips.
There is a thread on one of these forums where a circuit used three or four 4093 Schmitt-trigger NAND gates because there is no Cmos Schmitt-trigger OR gate available.
In post 1,
If A=1 then D=1 and B,C are don't care.
If B=1 & C=1 then D=1 (A=don't care)
All other states D=0
There are many different ways to get this. Example D=B&C is like /D=/B or /C (/D= inverse of D not D)
It depends on where it is implemented. The schematic I drew might be found inside a CMOS LSI or MSI chip. I don't know of any 3-input AOI SSI chips. If you Google AND-OR-INVERT, you will find some multi-input TTL chips, but I think they all have more than 3 inputs.