ive attached a simulation result of the characteristics of a NMOS transistor to observe the effect of the presence and absence of a gate voltage on the output of the NMOS.
In the absence of the gate voltage, when Vg=0, it is observed that the output voltage will be equivalent to the last previous voltage state when Vg was applied.
What is the reason for this occurence where the output will remain in the state of the previous last voltage input state when the gate voltage transits from HIGH to LOW?
thanks!