74HC174

from data sheet said:

positive-edge-triggered D-type flip-flops have a direct clear (CLR) input.
Information at the data (D) inputs is transferred to the outputs on the positive-going edge of the clock (CLK) pulse. When CLK is at either the high or low level, the D input has no effect at the output.

Click to expand...