Continue to Site

Welcome to our site!

Electro Tech is an online community (with over 170,000 members) who enjoy talking about and building electronic circuits, projects and gadgets. To participate you need to register. Registration is free. Click here to register now.

  • Welcome to our site! Electro Tech is an online community (with over 170,000 members) who enjoy talking about and building electronic circuits, projects and gadgets. To participate you need to register. Registration is free. Click here to register now.

4 bit Up and Down Counter Using D F/F

Status
Not open for further replies.

mindhacker

New Member
see my k map there. Is it right?


1da= A[(c xor d)+ (c xor x) ] + [(x xnor c xnor d)[(A xor b) xnor x]
2db =b[(c xor D) + (c xor x)] + b'( c xnor d xnor x)
3dc= ad' + x'a'(c xnor d) + xa'(c xor d)
4dd=d'
where:
a=qa
b=qb
c=qc
d=qd
 

Attachments

  • sssssss.JPG
    sssssss.JPG
    84.9 KB · Views: 1,907
Last edited:
mindhacker,

What does "q" mean? What does 1da,2db,3dc,4dd mean? You can easily check your own work by making a truth table, and verifying whether your reduction gives the same output as your original expression.

Ratch
 
q is the output of the d f/f. qa for first f/f, qb for the 2nd. . . . 1da is the first f/f, db is the 2ndd f/f. . . .
 
mindhacker,

What is "x" in your logic equations? It does not show up in your K-maps. What is "U" is your K-maps? It does not show up in your logic equations. Where is your truth table?

Ratch
 
Status
Not open for further replies.

Latest threads

New Articles From Microcontroller Tips

Back
Top