Electro Tech is an online community (with over 170,000 members) who enjoy talking about and building electronic circuits, projects and gadgets. To participate you need to register. Registration is free. Click here to register now.
Welcome to our site! Electro Tech is an online community (with over 170,000 members) who enjoy talking about and building electronic circuits, projects and gadgets. To participate you need to register. Registration is free. Click here to register now.
Thank you for your help.
I think the low ID current agrees with your Id vs Vgs suggesting I am using the default NMOS(evev though I ddon't know enough about it.)
I think I need a MODEL statement to get moving, so if I can find the Open Forum I will move there.
Thanks again and I apologise if...
I apply a negative voltage to the gate but there does not seem to be any conduction at al (or any change)
* E:\SPICE\Draft3.asc
M1 P001 N003 0 0 NMOS
R2 N001 P001 12R
R1 N003 0 10K
V1 N001 0 12V
V2 N004 0 PULSE(0 4 50m 1m 1m 48m 100m 10)
S1 N002 P002 N004 0 SWITCH
V3 N002 0 -2V...
I am trying to get started with LTSpice but I cannot get an nmos mosfet to fully switch on.
It appears that the nmos has an internal impedance of about 5K ohms since the max drain current I get is approx 3mA.
By raising drain load resistor, the switch on voltage at the drain reduces , being...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
