

AOT410L/AOB410L

100V N-Channel MOSFET SDMOS™

General Description


The AOT410L/AOB410L is fabricated with SDMOSTM trench technology that combines excellent R_{DS(ON)} with low gate charge & low Q_{rr}. The result is outstanding efficiency with controlled switching behavior. This universal technology is well suited for PWM, load switching and general purpose applications.

Product Summary

 $\begin{array}{lll} V_{DS} & 100V \\ I_{D} \; (at \; V_{GS} \! = \! 10V) & 150A \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 10V) & < 6.5 m\Omega \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 7V) & < 7.5 m\Omega \end{array}$

100% UIS Tested 100% R_g Tested





Parameter		Symbol Maximum		Units	
Drain-Source Voltage		V _{DS}	100	V	
Gate-Source Voltage		V _{GS}	±25	V	
Continuous Drain	T _C =25℃		150		
Current ^G	T _C =100℃	'D	108	Α	
Pulsed Drain Current ^C		I _{DM}	405		
Continuous Drain	T _A =25℃		12	^	
Current	T _A =70℃	DSM	10	A	
Avalanche Current ^C		I _{AS} ,I _{AR}	50	A	
Avalanche energy L=0.1mH ^C		E _{AS} ,E _{AR}	125	mJ	
	T _C =25℃	P _D	333	— w	
Power Dissipation ^B	T _C =100℃	- D	167		
	T _A =25℃	Р	1.9	W	
Power Dissipation ^A T _A =70℃		P _{DSM}	1.2	VV	
Junction and Storage Temperature Range		T_J, T_{STG}	-55 to 175	℃	

Thermal Characteristics							
Parameter	Symbol	Тур	Max	Units			
Maximum Junction-to-Ambient A	t ≤ 10s	D	12	15	C/W		
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	54	65	€/M		
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	0.35	0.45	€/M		



Electrical Characteristics (T_J=25℃ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
STATIC F	PARAMETERS					
BV _{DSS}	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	100			V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =100V, V _{GS} =0V			10	μА
		T _J =55℃			50	
I _{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} = ±25V			100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=5V_{I_D}=250\mu A$	2	3	4	V
$I_{D(ON)}$	On state drain current	V_{GS} =10V, V_{DS} =5V		405		Α
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =20A		5.1	6.5	mΩ
		T0220 T _J =125℃		8.8	11	
		V _{GS} =7V, I _D =20A				
		T0220		5.8	7.5	mΩ
		V_{GS} =10V, I_D =20A				mΩ
		TO263		4.8	6.2	11122
		V_{GS} =7V, I_D =20A				
		TO263		5.5	7.2	mΩ
g _{FS}	Forward Transconductance	$V_{DS}=5V$, $I_{D}=20A$		70		S
V_{SD}	Diode Forward Voltage	I _S =1A,V _{GS} =0V		0.63	1	V
I _S	Maximum Body-Diode Continuous Curr			150	Α	
	PARAMETERS					
C _{iss}	Input Capacitance]	5290	6622	7950	pF
Coss	Output Capacitance	V_{GS} =0V, V_{DS} =50V, f=1MHz	415	594	770	pF
C _{rss}	Reverse Transfer Capacitance		130	215	300	pF
R_g	Gate resistance	V_{GS} =0V, V_{DS} =0V, f=1MHz	0.3	0.64	1	Ω
SWITCHI	NG PARAMETERS					
$Q_g(10V)$	Total Gate Charge		85	107	129	nC
Q_{gs}	Gate Source Charge	V_{GS} =10V, V_{DS} =50V, I_{D} =20A	23	28.5	34	nC
Q_{gd}	Gate Drain Charge		24	40	56	nC
t _{D(on)}	Turn-On DelayTime			28		ns
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =50V, R_L =2.5 Ω ,		22		ns
$t_{D(off)}$	Turn-Off DelayTime	$R_{GEN}=3\Omega$		43.5		ns
t _f	Turn-Off Fall Time]		14.5		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, dI/dt=500A/μs	19	27	35	ns
Q _{rr}	Body Diode Reverse Recovery Charge	I _F =20A, dI/dt=500A/μs	124	177	230	nC

A. The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A =25°C. The Power dissipation P_{DSM} is based on $R_{\theta JA}$ and the maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175°C may be used if the PCB allows it.

- D. The $R_{\theta JA}$ is the sum of the thermal impedence from junction to case $R_{\theta JC}$ and case to ambient.
- E. The static characteristics in Figures 1 to 6 are obtained using <300 μ s pulses, duty cycle 0.5% max.
- F. These curves are based on the junction-to-case thermal impedence which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}$ =175°C. The SOA curve provides a single pulse ratin g.
- G. The maximum current limited by package is 120A.
- H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25°C.

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

Rev1: Jul 2011 www.aosmd.com Page 2 of 7

B. The power dissipation P_D is based on $T_{J(MAX)}$ =175°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature $T_{J(MAX)}$ =175°C. Ratings are based on low frequency and duty cycles to keep initial T_J =25°C.






Fig 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




Figure 6: Body-Diode Characteristics (Note E)

Rev1: Jul 2011 www.aosmd.com Page 3 of 7







Figure 9: Maximum Forward Biased Safe Operating Area (Note F)







Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

Rev1: Jul 2011 www.aosmd.com Page 4 of 7





C)




Figure 13: Power De-rating (Note F)





Figure 14: Current De-rating (Note F)



Pulse Width (s) Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note H)




Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

Rev1: Jul 2011 www.aosmd.com Page 5 of 7






Figure 17: Diode Reverse Recovery Charge and Peak Current vs. Conduction Current




Figure 18: Diode Reverse Recovery Time and Softness Factor vs. Conduction Current




Figure 19: Diode Reverse Recovery Charge and Peak Current vs. di/dt






Figure 20: Diode Reverse Recovery Time and Softness Factor vs. di/dt





Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms







Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms





Rev1: Jul 2011 www.aosmd.com Page 7 of 7