International

IRFP3306PbF


HEXFET[®] Power MOSFET

Applications

- High Efficiency Synchronous Rectification in SMPS
- Uninterruptible Power Supply
- High Speed Power Switching
- Hard Switched and High Frequency Circuits

Benefits

- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dI/dt Capability
- Lead-Free





G	D	S
Gate	Drain	Source

Absolute Maximum Ratings

Symbol	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	160 ①	
$I_{\rm D} @ T_{\rm C} = 100^{\circ}{\rm C}$	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	110	
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V (Wire Bond Limited)	120	120 A 620 W 220 W 1.5 W/°C ± 20 V 14 V/ns
I _{DM}	Pulsed Drain Current [®]	620	
$P_{D} @ T_{C} = 25^{\circ}C$	Maximum Power Dissipation	220	W
	Linear Derating Factor	1.5	W/°C
V _{GS}	Gate-to-Source Voltage	± 20	V
dv/dt	Peak Diode Recovery ④	14	V/ns
TJ	Operating Junction and	-55 to + 175	
T _{STG}	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300	
	(1.6mm from case)		
	Mounting torque, 6-32 or M3 screw	10lb∙in (1.1N⋅m)	

Avalanche Characteristics

EAS (Thermally limited)	Single Pulse Avalanche Energy 3	184	mJ
I _{AR}	Avalanche Current ②	See Fig. 14, 15, 22a, 22b,	А
E _{AR}	Repetitive Avalanche Energy S		mJ

Thermal Resistance

Symbol	Parameter	Тур.	Max.	Units
$R_{ ext{ heta}JC}$	Junction-to-Case		0.67	
$R_{\theta CS}$	Case-to-Sink, Flat Greased Surface	0.24		°C/W
R _{0JA}	Junction-to-Ambient ® ®		40	

Static @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	60			V	$V_{GS} = 0V, I_{D} = 250\mu A$
$\Delta V_{(BR)DSS} / \Delta T_J$	Breakdown Voltage Temp. Coefficient		0.07		V/°C	Reference to 25°C, $I_D = 5mA^{\textcircled{O}}$
R _{DS(on)}	Static Drain-to-Source On-Resistance		3.3	4.2	mΩ	V _{GS} = 10V, I _D = 75A
V _{GS(th)}	Gate Threshold Voltage	2.0		4.0	V	$V_{DS} = V_{GS}, I_D = 150 \mu A$
I _{DSS}	Drain-to-Source Leakage Current			20	μA	$V_{DS} = 60V, V_{GS} = 0V$
				250		$V_{DS} = 48V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I _{GSS}	Gate-to-Source Forward Leakage			100	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage	_		-100		$V_{GS} = -20V$
R _G	Internal Gate Resistance		0.7		Ω	

Dynamic @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
gfs	Forward Transconductance	230			S	V _{DS} = 50V, I _D = 75A
Q _g	Total Gate Charge		85	120	nC	I _D = 75A
Q _{gs}	Gate-to-Source Charge		20			V _{DS} =30V
Q _{gd}	Gate-to-Drain ("Miller") Charge		26			V _{GS} = 10V
Q _{sync}	Total Gate Charge Sync. (Q _g - Q _{gd})		59			$I_{D} = 75A, V_{DS} = 0V, V_{GS} = 10V$
t _{d(on)}	Turn-On Delay Time		15	_	ns	$V_{DD} = 30V$
t _r	Rise Time		76			I _D = 75A
t _{d(off)}	Turn-Off Delay Time		40			$R_{G} = 2.7\Omega$
t _f	Fall Time		77			V _{GS} = 10V ⑤
C _{iss}	Input Capacitance		4520		pF	$V_{GS} = 0V$
C _{oss}	Output Capacitance		500			$V_{DS} = 50V$
C _{rss}	Reverse Transfer Capacitance		250			f = 1.0MHz, See Fig. 5
C _{oss} eff. (ER)	Effective Output Capacitance (Energy Related)		720			$V_{GS} = 0V, V_{DS} = 0V$ to 48V \odot , See Fig. 11
C _{oss} eff. (TR)	Effective Output Capacitance (Time Related)®		880			$V_{GS} = 0V, V_{DS} = 0V \text{ to } 48V $

Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
I _S	Continuous Source Current			160①	А	MOSFET symbol
	(Body Diode)					showing the
I _{SM}	Pulsed Source Current			620	А	integral reverse
	(Body Diode) ②					p-n junction diode.
V _{SD}	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C, I_S = 75A, V_{GS} = 0V$ (5)
t _{rr}	Reverse Recovery Time		31		ns	$T_{\rm J} = 25^{\circ}C \qquad \qquad V_{\rm R} = 51V,$
			35			$T_J = 125^{\circ}C$ $I_F = 75A$
Q _{rr}	Reverse Recovery Charge		34		nC	T _J = 25°C di/dt = 100A/µs ⑤
			45			T _J = 125°C
I _{RRM}	Reverse Recovery Current		1.9		А	$T_J = 25^{\circ}C$
t _{on}	Forward Turn-On Time	Intrins	c turn-	on time	is negl	igible (turn-on is dominated by LS+LD)

Notes:

 \odot Calculated continuous current based on maximum allowable junction \oplus I_{SD} \leq 75A, di/dt \leq 1400A/µs, V_{DD} \leq V_{(BR)DSS}, T_J \leq 175°C. temperature. Bond wire current limit is 120A. Note that current limitations arising from heating of the device leads may occur with

some lead mounting arrangements.


2 Repetitive rating; pulse width limited by max. junction

- (5) Pulse width \leq 400µs; duty cycle \leq 2%.
- $\ensuremath{\textcircled{}}$ C $_{oss}$ eff. (TR) is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% $V_{\text{DSS}}.$
 - O Coss eff. (ER) is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .
- ③ Limited by T_{Jmax} , starting $T_J = 25^{\circ}C$, L = 0.04mH R_{G} = 25 $\Omega,~I_{AS}$ = 96A, V_{GS} =10V. Part not recommended for use above this value .
 - If when mounted on 1" square PCB (FR-4 or G-10 Material). For recom mended footprint and soldering techniques refer to application note #AN-994. $\ensuremath{\textcircled{B}}$ R_{heta} is measured at T_J approximately 90°C

temperature.

IRFP3306PbF

International **TOR** Rectifier








Fig 3. Typical Transfer Characteristics




Fig 5. Typical Capacitance vs. Drain-to-Source Voltage www.irf.com




Fig 2. Typical Output Characteristics




Fig 4. Normalized On-Resistance vs. Temperature




Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage

IRFP3306PbF




Fig 11. Typical C_{OSS} Stored Energy




Fig 12. Maximum Avalanche Energy Vs. DrainCurrent www.irf.com

International

IRFP3306PbF




Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case





Fig 14. Typical Avalanche Current vs.Pulsewidth



Notes on Repetitive Avalanche Curves , Figures 14, 15: (For further info, see AN-1005 at www.irf.com) 1. Avalanche failures assumption:

Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax} . This is validated for every part type.

- 2. Safe operation in Avalanche is allowed as long asT_{imax} is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 16a, 16b.
- 4. $P_{D (ave)}$ = Average power dissipation per single avalanche pulse.

 BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).

- 6. I_{av} = Allowable avalanche current.
- 7. Δ T = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 14, 15).
 - t_{av} = Average time in avalanche.
 - D = Duty cycle in avalanche = $t_{av} \cdot f$

 $Z_{thJC}(D, t_{av}) = Transient thermal resistance, see Figures 13)$

$$\begin{split} P_{D~(ave)} &= 1/2~(~1.3{\cdot}BV{\cdot}I_{av}) = {{{\rm \Delta T}}}/~Z_{thJC} \\ I_{av} &= 2{{{\rm \Delta T}}}/~[1.3{\cdot}BV{\cdot}Z_{th}] \\ E_{AS~(AR)} &= P_{D~(ave)}{\cdot}t_{av} \end{split}$$

Fig 15. Maximum Avalanche Energy vs. Temperature www.irf.com




Fig 16. Threshold Voltage Vs. Temperature





Fig. 18 - Typical Recovery Current vs. dif/dt



International

Fig. 17 - Typical Recovery Current vs. dif/dt




Fig. 19 - Typical Stored Charge vs. dif/dt






Fig. 20 - Typical Stored Charge vs. dif/dt

IRFP3306PbF

International **TOR** Rectifier



* V_{GS} = 5V for Logic Level Devices






Fig 22a. Unclamped Inductive Test Circuit




Fig 23a. Switching Time Test Circuit




Fig 24a. Gate Charge Test Circuit www.irf.com




Fig 22b. Unclamped Inductive Waveforms




Fig 23b. Switching Time Waveforms






Fig 24b. Gate Charge Waveform


IRFP3306PbF **TO-247AC** Package Outline

Dimensions are shown in millimeters (inches)










TO-247AC Part Marking Information



TO-247AC packages are not recommended for Surface Mount Application.

Note: For the most current drawing please refer to IR website at http://www.irf.com/package/

Data and specifications subject to change without notice. This product has been designed and qualified for the Industrial market. Qualification Standards can be found on IR's Web site.

IPR Red IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105 TAC Fax: (310) 252-7903 Visit us at www.irf.com for sales contact information. 03/08 www.irf.com

NOTES:

- DIMENSIONING AND TOLERANCING AS PER ASME Y14.5M 1994. 1.
- DIMENSIONS ARE SHOWN IN INCHES.
- CONTOUR OF SLOT OPTIONAL. /3.
- <u>4</u>. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" (0.127)
 - PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- ß THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS D1 & E1.
- LEAD FINISH UNCONTROLLED IN L1.
- Å OP TO HAVE A MAXIMUM DRAFT ANGLE OF 1.5 ' TO THE TOP OF THE PART WITH A MAXIMUM HOLE DIAMETER OF .154 INCH.
- OUTLINE CONFORMS TO JEDEC OUTLINE TO-247AC 8

		SIONS	DIMEN		
	ETERS	MILLIM	HES	INC	SYMBOL
NOTES	MAX.	MIN.	MAX.	MIN.	
	5.31	4.65	.209	.183	Α
	2.59	2.21	.102	.087	A1
	2.49	1.50	.098	.059	A2
	1.40	0.99	.055	.039	b
	1.35	0.99	.053	.039	b1
	2.39	1.65	.094	.065	b2
	2.34	1.65	.092	.065	b3
	3.43	2.59	.135	.102	b4
	3.38	2.59	.133	.102	b5
	0.89	0.38	.035	.015	с
	0.84	0.38	.033	.015	c1
4	20.70	19.71	.815	.776	D
5	-	13.08	-	.515	D1
	1.35	0.51	.053	.020	D2
4	15.87	15.29	.625	.602	E
	-	13.46	-	.530	E1
	5.49	4.52	.216	.178	E2
	BSC	5.46	BSC	.215	е
		0.:		.0	Øk
	16.10	14.20	.634	.559	L
	4.29	3.71	.169	.146	L1
	3.66	3.56	.144	.140	øP
	7.39	-	.291	-	ØP1
	5.69	5.31	.224	.209	Q
	BSC	5.51	BSC	.217	S

LEAD ASSIGNMENTS

HEXFET 1.- GATE 2.- DRAIN 3.- SOURCE 4.- DRAIN

IGBTs, CoPACK 1.- GATE

2.- COLLECTOR 3.- EMITTER 4.- COLLECTOR

DIODES

1.- ANODE/OPEN

Internationa

2.- CATHODE 3.- ANODE