Preferred Devices

JFET VHF Amplifier

N-Channel – Depletion

Features

• Pb-Free Package is Available*

MAXIMUM RATINGS


Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DS}	25	Vdc
Drain-Gate Voltage	V _{DG}	25	Vdc
Gate-Source Voltage	V _{GS}	-25	Vdc
Gate Current	I _G	10	mAdc
Total Device Dissipation @ T _A = 25°C Derate above 25°C	P _D	350 2.8	mW mW/°C
Junction Temperature Range	TJ	125	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.




ON Semiconductor®


http://onsemi.com





MARKING DIAGRAM





(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping
MPF102	TO-92	1000 Units/Bulk
MPF102G	TO–92 (Pb–Free)	1000 Units/Bulk

Preferred devices are recommended choices for future use and best overall value.

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS	·			
Gate – Source Breakdown Voltage ($I_G = -10 \ \mu Adc, \ V_{DS} = 0$)	V _(BR) GSS	-25	-	Vdc
Gate Reverse Current ($V_{GS} = -15 \text{ Vdc}, V_{DS} = 0$) ($V_{GS} = -15 \text{ Vdc}, V_{DS} = 0, T_A = 100^{\circ}\text{C}$)	I _{GSS}		-2.0 -2.0	nAdc μAdc
$ \begin{array}{l} \mbox{Gate-Source Cutoff Voltage} \\ \mbox{(V}_{DS} = 15 \mbox{ Vdc}, \mbox{ I}_{D} = 2.0 \mbox{ nAdc}) \end{array} $	V _{GS(off)}	_	-8.0	Vdc
Gate – Source Voltage $(V_{DS} = 15 \text{ Vdc}, I_D = 0.2 \text{ mAdc})$	V _{GS}	-0.5	-7.5	Vdc
ON CHARACTERISTICS		•		
Zero-Gate-Voltage Drain Current (Note 1) (V_{DS} = 15 Vdc, V_{GS} = 0 Vdc)	I _{DSS}	2.0	20	mAdc
SMALL-SIGNAL CHARACTERISTICS	·			
Forward Transfer Admittance (Note 1) ($V_{DS} = 15 \text{ Vdc}, V_{GS} = 0, f = 1.0 \text{ kHz}$) ($V_{DS} = 15 \text{ Vdc}, V_{GS} = 0, f = 100 \text{ MHz}$)	y _{fs}	2000 1600	7500 -	μmhos
Input Admittance ($V_{DS} = 15 \text{ Vdc}, V_{GS} = 0, f = 100 \text{ MHz}$)	Re(y _{is})	_	800	μmhos
Output Conductance $(V_{DS} = 15 \text{ Vdc}, V_{GS} = 0, f = 100 \text{ MHz})$	Re(y _{os})	_	200	μmhos
Input Capacitance $(V_{DS} = 15 \text{ Vdc}, V_{GS} = 0, f = 1.0 \text{ MHz})$	C _{iss}	_	7.0	pF
Reverse Transfer Capacitance $(V_{DS} = 15 \text{ Vdc}, V_{GS} = 0, f = 1.0 \text{ MHz})$	C _{rss}	_	3.0	pF

1. Pulse Test; Pulse Width \leq 630 ms, Duty Cycle \leq 10%.

COMMON SOURCE CHARACTERISTICS ADMITTANCE PARAMETERS

 $(V_{DS} = 15 \text{ Vdc}, \text{ T}_{channel} = 25^{\circ}\text{C})$




Figure 1. Input Admittance (y_{is})

Figure 2. Reverse Transfer Admittance (yrs)





Figure 3. Forward Transfer Admittance (y_{fs})

Figure 4. Output Admittance (yos)

COMMON SOURCE CHARACTERISTICS S-PARAMETERS

(V_{DS} = 15 Vdc, T_{channel} = 25°C, Data Points in MHz)



http://onsemi.com 4



 $(V_{DG} = 15 \text{ Vdc}, \text{ T}_{channel} = 25^{\circ}\text{C})$




Figure 9. Input Admittance (yig)

Figure 10. Reverse Transfer Admittance (yrg)





Figure 11. Forward Transfer Admittance (y_{fg})

Figure 12. Output Admittance (yog)

COMMON GATE CHARACTERISTICS S-PARAMETERS


(V_{DS} = 15 Vdc, T_{channel} = 25°C, Data Points in MHz)



http://onsemi.com

PACKAGE DIMENSIONS

TO-92 (TO-226) CASE 29-11 **ISSUE AL**







NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI 1. Y14.5M, 1982.
- 2
- CONTROLLING DIMENSION: INCH. CONTOUR OF PACKAGE BEYOND DIMENSION R 3.
- IS UNCONTROLLED. LEAD DIMENSION IS UNCONTROLLED IN P AND 4. BEYOND DIMENSION K MINIMUM.

	INC	HES	MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.175	0.205	4.45	5.20
В	0.170	0.210	4.32	5.33
c	0.125	0.165	3.18	4.19
D	0.016	0.021	0.407	0.533
G	0.045	0.055	1.15	1.39
Н	0.095	0.105	2.42	2.66
L	0.015	0.020	0.39	0.50
Κ	0.500		12.70	
L	0.250		6.35	
Ν	0.080	0.105	2.04	2.66
Ρ		0.100		2.54
R	0.115		2.93	
٧	0.135		3.43	

STYLE 5: PIN 1. DRAIN

2. SOURCE

3. GATE

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.