

SNAS548B-MAY 2004-REVISED JULY 2006

LM555 Timer

Check for Samples: LM555

FEATURES


- Direct replacement for SE555/NE555
- Timing from microseconds through hours
- Operates in both astable and monostable modes
- Adjustable duty cycle
- Output can source or sink 200 mA
- Output and supply TTL compatible
- Temperature stability better than 0.005% per °C
- Normally on and normally off output
- Available in 8-pin MSOP package

APPLICATIONS

- Precision timing
- Pulse generation
- Sequential timing
- Time delay generation
- Pulse width modulation
- Pulse position modulation
- Linear ramp generator

DESCRIPTION

The LM555 is a highly stable device for generating accurate time delays or oscillation. Additional terminals are provided for triggering or resetting if desired. In the time delay mode of operation, the time is precisely controlled by one external resistor and capacitor. For astable operation as an oscillator, the free running frequency and duty cycle are accurately controlled with two external resistors and one capacitor. The circuit may be triggered and reset on falling waveforms, and the output circuit can source or sink up to 200mA or drive TTL circuits.



SCHEMATIC DIAGRAM

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



SNAS548B-MAY 2004-REVISED JULY 2006

www.ti.com

Connection Diagram

Dual-In-Line, Small Outline and Molded Mini Small Outline Packages




Figure 1. Top View



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings (1)

ju se	
Supply Voltage	+18V
Power Dissipation ⁽²⁾	
LM555CM, LM555CN ⁽³⁾	1180 mW
LM555CMM	613 mW
Operating Temperature Ranges	
LM555C	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Soldering Information	
Dual-In-Line Package	
Soldering (10 Seconds)	260°C
Small Outline Packages	
(SOIC and MSOP)	
Vapor Phase (60 Seconds)	215°C
Infrared (15 Seconds)	220°C
See AN-450 "Surface Mounting Methods and Their Effect on Product Re	eliability" for other methods of soldering surface mount devices.

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit is given, however, the typical value is a good indication of device performance.

(2) For operating at elevated temperatures the device must be derated above 25°C based on a +150°C maximum junction temperature and a thermal resistance of 106°C/W (DIP), 170°C/W (S0-8), and 204°C/W (MSOP) junction to ambient.

(3) Refer to RETS555X drawing of military LM555H and LM555J versions for specifications.



Electrical Characteristics ⁽¹⁾ ⁽²⁾

 $(T_A = 25^{\circ}C, V_{CC} = +5V \text{ to } +15V, \text{ unless otherwise specified})$

Parameter	Conditions		Limits		Units
			LM555C		
		Min	Тур	Max	
Supply Voltage		4.5		16	V
Supply Current	$ \begin{array}{l} V_{\mathrm{CC}} = 5V, \ R_{\mathrm{L}} = \infty \\ V_{\mathrm{CC}} = 15V, \ R_{\mathrm{L}} = \infty \\ (\text{Low State}) \ ^{(3)} \end{array} $		3 10	6 15	mA
Timing Error, Monostable					
Initial Accuracy			1		%
Drift with Temperature	$\label{eq:RA} \begin{split} R_{A} &= 1k \ to \ 100 k\Omega, \\ C &= 0.1 \mu F, \ ^{(4)} \end{split}$		50		ppm/°C
Accuracy over Temperature			1.5		%
Drift with Supply			0.1		%/V
Timing Error, Astable					
Initial Accuracy			2.25		%
Drift with Temperature	$R_A, R_B = 1k \text{ to } 100k\Omega,$ $C = 0.1\mu F, (4)$		150		ppm/°C
Accuracy over Temperature			3.0		%
Drift with Supply			0.30		%/V
Threshold Voltage			0.667		x V _{CC}
Trigger Voltage	V _{CC} = 15V		5		V
	$V_{CC} = 5V$		1.67		V
Trigger Current			0.5	0.9	μA
Reset Voltage		0.4	0.5	1	V
Reset Current			0.1	0.4	mA
Threshold Current	(5)		0.1	0.25	μA
Control Voltage Level	$V_{CC} = 15V$ $V_{CC} = 5V$	9 2.6	10 3.33	11 4	V
Pin 7 Leakage Output High			1	100	nA
Pin 7 Sat ⁽⁶⁾					
Output Low	$V_{CC} = 15V, I_7 = 15mA$		180		mV
Output Low	$V_{CC} = 4.5V, I_7 = 4.5mA$		80	200	mV
Output Voltage Drop (Low)	$V_{CC} = 15V$				
	I _{SINK} = 10mA		0.1	0.25	V
	I _{SINK} = 50mA		0.4	0.75	V
	I _{SINK} = 100mA		2	2.5	V
	I _{SINK} = 200mA		2.5		V
	$V_{CC} = 5V$				
	I _{SINK} = 8mA				V
	I _{SINK} = 5mA		0.25	0.35	V
Output Voltage Drop (High)	$I_{SOURCE} = 200 \text{mA}, V_{CC} = 15 \text{V}$		12.5		V

(1) All voltages are measured with respect to the ground pin, unless otherwise specified.

(2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit is given, however, the typical value is a good indication of device performance.

- (3) Supply current when output high typically 1 mA less at $V_{CC} = 5V$.
- (4) Tested at $V_{CC} = 5V$ and $V_{CC} = 15V$.
- (5) This will determine the maximum value of $R_A + R_B$ for 15V operation. The maximum total ($R_A + R_B$) is 20M Ω .
- (6) No protection against excessive pin 7 current is necessary providing the package dissipation rating will not be exceeded.

Copyright © 2004–2006, Texas Instruments Incorporated

SNAS548B-MAY 2004-REVISED JULY 2006


www.ti.com


Electrical Characteristics ^{(1) (2)} (continued)

(T_A = 25°C, V_{CC} = +5V to +15V, unless otherwise specified)


Parameter	Conditions		Units		
		Min	Тур	Max	
	$I_{SOURCE} = 100 \text{mA}, V_{CC} = 15 \text{V}$	12.75	13.3		V
	$V_{CC} = 5V$	2.75	3.3		V
Rise Time of Output			100		ns
Fall Time of Output			100		ns







SNAS548B-MAY 2004-REVISED JULY 2006



APPLICATIONS INFORMATION

MONOSTABLE OPERATION

In this mode of operation, the timer functions as a one-shot (Figure 2). The external capacitor is initially held discharged by a transistor inside the timer. Upon application of a negative trigger pulse of less than $1/3 V_{CC}$ to pin 2, the flip-flop is set which both releases the short circuit across the capacitor and drives the output high.





Figure 2. Monostable



The voltage across the capacitor then increases exponentially for a period of $t = 1.1 R_A C$, at the end of which time the voltage equals 2/3 V_{CC}. The comparator then resets the flip-flop which in turn discharges the capacitor and drives the output to its low state. Figure 3 shows the waveforms generated in this mode of operation. Since the charge and the threshold level of the comparator are both directly proportional to supply voltage, the timing interval is independent of supply.



 $\begin{array}{ll} V_{CC} = 5V & \mbox{Top Trace: Input 5V/Div.} \\ TIME = 0.1 \mbox{ ms/DIV.} & \mbox{Middle Trace: Output 5V/Div.} \\ R_A = 9.1 \mbox{k}\Omega & \mbox{Bottom Trace: Capacitor Voltage 2V/Div.} \\ C = 0.01 \mbox{μ}F \end{array}$

Figure 3. Monostable Waveforms

During the timing cycle when the output is high, the further application of a trigger pulse will not effect the circuit so long as the trigger input is returned high at least 10µs before the end of the timing interval. However the circuit can be reset during this time by the application of a negative pulse to the reset terminal (pin 4). The output will then remain in the low state until a trigger pulse is again applied.

When the reset function is not in use, it is recommended that it be connected to V_{CC} to avoid any possibility of false triggering.

Figure 4 is a nomograph for easy determination of R, C values for various time delays.

NOTE: In monostable operation, the trigger should be driven high before the end of timing cycle.




Figure 4. Time Delay

ASTABLE OPERATION

If the circuit is connected as shown in Figure 5 (pins 2 and 6 connected) it will trigger itself and free run as a multivibrator. The external capacitor charges through $R_A + R_B$ and discharges through R_B . Thus the duty cycle may be precisely set by the ratio of these two resistors.






Figure 5. Astable

In this mode of operation, the capacitor charges and discharges between 1/3 V_{CC} and 2/3 V_{CC} . As in the triggered mode, the charge and discharge times, and therefore the frequency are independent of the supply voltage.

Figure 6 shows the waveforms generated in this mode of operation.

++++		++++	++++	/	1	••••	
1		$\overline{1}$				\checkmark	

 $\begin{array}{ll} V_{CC}=5V & \mbox{Top Trace: Output 5V/Div.} \\ TIME=20 \mu s/DIV. & \mbox{Bottom Trace: Capacitor Voltage 1V/Div.} \\ R_A=3.9 k\Omega \\ R_B=3 k\Omega \\ C=0.01 \mu F \end{array}$

Figure 6. Astable Waveforms

The charge time (output high) is given by: $t_1 = 0.693 (R_A + R_B) C$	(1)
And the discharge time (output low) by: $t_2 = 0.693 (R_B) C$	(2)
Thus the total period is: $T = t_1 + t_2 = 0.693 (R_A + 2R_B) C$	(3)
The frequency of oscillation is: $f = \frac{1}{T} = \frac{1.44}{(R_A + 2R_B)C}$	(4)
Figure 7 may be used for quick determination of these RC values.	. ,

The duty cycle is:

$$D = \frac{R_B}{R_A + 2R_B}$$
(5)






Figure 7. Free Running Frequency

FREQUENCY DIVIDER

The monostable circuit of Figure 2 can be used as a frequency divider by adjusting the length of the timing cycle. Figure 8 shows the waveforms generated in a divide by three circuit.

+++++			
	1		1

 $V_{CC} = 5V$ $R_A = 9.1 k\Omega$ $C = 0.01 \mu F$

Top Trace: Input 4V/Div. TIME = 20µs/DIV. Middle Trace: Output 2V/Div. Bottom Trace: Capacitor 2V/Div.

Figure 8. Frequency Divider

PULSE WIDTH MODULATOR

When the timer is connected in the monostable mode and triggered with a continuous pulse train, the output pulse width can be modulated by a signal applied to pin 5. Figure 9 shows the circuit, and in Figure 10 are some waveform examples.





Figure 9. Pulse Width Modulator





 $\begin{array}{ll} V_{CC}=5V & \mbox{Top Trace: Modulation 1V/Div.}\\ TIME=0.2\mbox{ ms/DIV.} & \mbox{Bottom Trace: Output Voltage 2V/Div.}\\ R_A=9.1k\Omega \\ C=0.01\mu F \end{array}$

Figure 10. Pulse Width Modulator

PULSE POSITION MODULATOR

This application uses the timer connected for astable operation, as in Figure 11, with a modulating signal again applied to the control voltage terminal. The pulse position varies with the modulating signal, since the threshold voltage and hence the time delay is varied. Figure 12 shows the waveforms generated for a triangle wave modulation signal.





Figure 11. Pulse Position Modulator



$$\label{eq:V_CC} \begin{split} &V_{CC}=5V\\ &TIME=0.1\mbox{ ms/DIV}.\\ &R_A=3.9k\Omega\\ &R_B=3k\Omega\\ &C=0.01\mu F \end{split}$$



Bottom Trace: Output 2V/Div.



(6) (7)

(8)

(9)

LINEAR RAMP

www.ti.com

When the pullup resistor, R_A , in the monostable circuit is replaced by a constant current source, a linear ramp is generated. Figure 13 shows a circuit configuration that will perform this function.




Figure 13.

Figure 14 shows waveforms generated by the linear ramp.

The time interval is given by:

$$T = \frac{2/3 V_{CC} R_E (R_1 + R_2) C}{R_1 V_{CC} - V_{BE} (R_1 + R_2)}$$
$$V_{BE} \approx 0.6V$$
$$V_{BE} \approx 0.6V$$

 	I	

Figure 14. Linear Ramp

50% DUTY CYCLE OSCILLATOR

For a 50% duty cycle, the resistors R_A and R_B may be connected as in Figure 15. The time period for the output high is the same as previous, $t_1 = 0.693 R_A C$. For the output low it is $t_2 =$

$$\left[(\mathsf{R}_{\mathsf{A}} \, \mathsf{R}_{\mathsf{B}}) / (\mathsf{R}_{\mathsf{A}} + \mathsf{R}_{\mathsf{B}}) \right] \mathsf{C} \, \ln \left[\frac{\mathsf{R}_{\mathsf{B}} - 2\mathsf{R}_{\mathsf{A}}}{2\mathsf{R}_{\mathsf{B}} - \mathsf{R}_{\mathsf{A}}} \right]$$

Thus the frequency of oscillation is

$$f = \frac{1}{t_1 + t_2}$$



SNAS548B-MAY 2004-REVISED JULY 2006

www.ti.com




Figure 15. 50% Duty Cycle Oscillator

Note that this circuit will not oscillate if R_B is greater than 1/2 R_A because the junction of R_A and R_B cannot bring pin 2 down to 1/3 V_{CC} and trigger the lower comparator.

ADDITIONAL INFORMATION

Adequate power supply bypassing is necessary to protect associated circuitry. Minimum recommended is $0.1\mu F$ in parallel with $1\mu F$ electrolytic.

Lower comparator storage time can be as long as 10µs when pin 2 is driven fully to ground for triggering. This limits the monostable pulse width to 10µs minimum.

Delay time reset to output is 0.47µs typical. Minimum reset pulse width must be 0.3µs, typical.

Pin 7 current switches within 30ns of the output (pin 3) voltage.



17-Nov-2012

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Samples
	(1)		Drawing			(2)		(3)	(Requires Login)
LM555CM	ACTIVE	SOIC	D	8	95	TBD	CU SNPB	Level-1-235C-UNLIM	
LM555CM/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	
LM555CMM	ACTIVE	VSSOP	DGK	8	1000	TBD	CU SNPB	Level-1-260C-UNLIM	
LM555CMM/NOPB	ACTIVE	VSSOP	DGK	8	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	
LM555CMMX/NOPB	ACTIVE	VSSOP	DGK	8	3500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	
LM555CMX	ACTIVE	SOIC	D	8	2500	TBD	CU SNPB	Level-1-235C-UNLIM	
LM555CMX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	
LM555CN	ACTIVE	PDIP	Р	8	40	TBD	Call TI	Level-1-NA-UNLIM	
LM555CN/NOPB	ACTIVE	PDIP	Р	8	40	Green (RoHS & no Sb/Br)	Call TI	Level-1-NA-UNLIM	
MC1455P1	ACTIVE	PDIP	Р	8	40	TBD	Call TI	Level-1-NA-UNLIM	
NE555V	ACTIVE	PDIP	Р	8	40	TBD	Call TI	Level-1-NA-UNLIM	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.





17-Nov-2012

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM555CMM	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM555CMM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM555CMMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM555CMX	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM555CMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

17-Nov-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM555CMM	VSSOP	DGK	8	1000	203.0	190.0	41.0
LM555CMM/NOPB	VSSOP	DGK	8	1000	203.0	190.0	41.0
LM555CMMX/NOPB	VSSOP	DGK	8	3500	349.0	337.0	45.0
LM555CMX	SOIC	D	8	2500	349.0	337.0	45.0
LM555CMX/NOPB	SOIC	D	8	2500	349.0	337.0	45.0

P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated