rfmd.com

## **RF6886**

# 3.6V, 100MHz TO 1000MHz LINEAR POWER AMPLIFIER

Package: QFN, 24-Pin, 4mmx4mm






#### **Features**

- 100 MHz to 1000 MHz
- Single 3.6V Power Supply
- 34dBm OP1dB
- 36.5dBm Saturated Output Power
- >50% Efficiency

### **Applications**

- CDMA/GSM/EDGE Repeater Final Amplifier
- 450 MHz and 865 MHz to 955 MHz ISM Band Amplifier
- General Purpose High Power Amplifier
- TETRA Handheld/Walkie-Talkie Final Amplifier
- HPA Driver



Functional Block Diagram

#### **Product Description**

The RF6886 is a linear, high power, high efficiency amplifier designed to use as a final stage/driver in linear or saturated transmit applications. The device is manufactured on an advanced InGaP HBT process and is provided in a 24-pin leadless chip carrier with backside ground. External matching allows for use in standard bands from 100 MHz to 1000 MHz.

#### **Ordering Information**

RF6886SR 7" Reel with 100 pieces
RF6886SQ Sample bag with 25 pieces
RF6886TR7 7" Reel with 750 pieces
RF6886TR13 13" Reel with 2500 pieces

RF6886PCK-410 865 MHz to 955 MHz PCBA with 5-piece sample bag RF6886PCK-411 433 MHz to 470 MHz PCBA with 5-piece sample bag

#### **Optimum Technology Matching® Applied**

□ GaAs HBT	□ SiGe BiCMOS	☐ GaAs pHEMT	☐ GaN HEMT
☐_GaAs MESFET	☐ Si BiCMOS	☐ Si CMOS	☐ BiFET HBT
<b>▼</b> InGaP HBT	☐ SiGe HBT	☐ Si BJT	☐ LDMOS



#### **Absolute Maximum Ratings**

Parameter	Rating	Unit
VC2 Collector Quiescent Bias Current (I <sub>CQ2</sub> )	350	mA
VC1 Collector Quiescent Bias Current (I <sub>CQ1</sub> )	150	mA
Maximum Supply Current (I <sub>CC1</sub> +I <sub>CC2</sub> )	3100	mA
Device Voltage (V <sub>D</sub> )	4.0	V
Power Dissipation	5	W
Operating Lead Temperature (T <sub>AMBIENT</sub> )	-40 to +85	°C
Max RF Input $50\Omega$ Output Load	12	dBm
Max RF Output $50\Omega$ Load	38	dBm
Output Load VSWR	See Theory of Operation Section	
Storage Temperature Range	-40 to +150	°C
Operating Junction Temperature (T <sub>J</sub> )	150	°C
ESD Rating - Human Body Model (HBM)	Class 1A	V
Moisture Sensitivity Level (MSL)	MSL1	



#### Caution! ESD sensitive device.

Exceeding any one or a combination of the Absolute Maximum Rating conditions may cause permanent damage to the device. Extended application of Absolute Maximum Rating conditions to the device may reduce device reliability. Specified typical performance or functional operation of the device under Absolute Maximum Rating conditions is not implied.

RoHS status based on EU Directive 2002/95/EC (at time of this document revision).

The information in this publication is believed to be accurate and reliable. However, no responsibility is assumed by RF Micro Devices, Inc. ("RFMD") for its use, nor for any infringement of patents, or other rights of third parties, resulting from its use. No license is granted by implication or otherwise under any patent or patent rights of RFMD. RFMD reserves the right to change component circuitry, recommended application circuitry and specifications at any time without prior notice.

Parameter	Specification		Unit	Condition		
Farailleter	Min.	Тур.	Max.	Ullit	Condition	
Typical Electrical Specifications for 433 MHz to 470 MHz					See 433MHz to 470MHz Evaluation Board Schematic	
Operating Frequency	433	450	470	MHz	$V_{CC}$ =3.6V, $V_{REG1}$ = $V_{REG2}$ =3.1V, $I_{CQ}$ total=390 mA	
OP1dB		34.5		dBm		
Small Signal Gain		33		dB		
Saturated Output Power (P <sub>SAT</sub> )		36.8		dBm		
Saturated Efficiency		55		%		
Saturated Output Power (P <sub>SAT</sub> )		36.3		dBm	V <sub>CC</sub> =3.3V, V <sub>REG1</sub> =V <sub>REG2</sub> =3.1V, I <sub>CQ</sub> total=380 mA	
Saturated Efficiency		54.5		%		
Saturated Output Power (P <sub>SAT</sub> )		35.2		dBm	V <sub>CC</sub> =3.0V, V <sub>REG1</sub> =V <sub>REG2</sub> =3.1V, I <sub>CQ</sub> total=370 mA	
Saturated Efficiency		53		%		
TETRA ADJ Channel Power		-38		dBc	V <sub>CC</sub> =3.6V, V <sub>REG1</sub> =V <sub>REG2</sub> =2.7V, I <sub>CQ</sub> total=187 mA	
TETRA ALT Channel Power		-53		dBc	TETRA: PAR=2.6dB, P <sub>OUT</sub> =32dBm, 24.3kHz channel BW, ADJ offset=25kHz, ALT offset=50kHz	
CDMA ADJ Channel Power		-50		dBc	CDMA: PAR=4.5dB, P <sub>OUT</sub> =32dBm, 1.23MHz channel BW,	
CDMA ALT Channel Power		-67		dBc	ADJ CH offset/BW=750kHz/30kHz, ALT CH offset/BW=1.98MHz/30kHz	





Downwater	Specification		I I a i A	Condition		
Parameter	Min.	Тур.	Max.	Unit	Collation	
					See 865MHz to 955MHz Evaluation Board Schematic. $\rm T_A = 25\ ^{\circ}C$	
Operating Frequency	865	900	955	MHz	$V_{CC}$ =3.6V, $V_{REG1}$ = $V_{REG2}$ =3.1V, $I_{CQ}$ total=390 mA	
OP1dB		33.5		dBm		
Small Signal Gain		31.0		dB		
Saturated Output Power (P <sub>SAT</sub> )		36.2		dBm		
Saturated Efficiency	50	54		%		
Saturated Output Power (P <sub>SAT</sub> )		35.5		dBm	$V_{CC}$ =3.3V, $V_{REG1}$ = $V_{REG2}$ =3.1V $I_{CQ}$ total=380mA	
Saturated Efficiency		53.5		%		
Saturated Output Power (P <sub>SAT</sub> )		34.4		dBm	$V_{CC}$ =3.0V, $V_{REG1}$ = $V_{REG2}$ =3.1V $I_{CQ}$ total=370mA	
Saturated Efficiency		52.5		%		
CDMA ADJ Channel Power		-52		dBc	CDMA: PAR=4.5dB, P <sub>OUT</sub> =31.5dBm, 1.23MHz channel BW, ADJ CH offset/BW=750kHz/30kHz, ALT CH	
CDMA ALT Channel Power		-66		dBc	offset/BW=1.98MHz/30kHz	
Quiescent Current (I <sub>CQ</sub> )	340	390	420	mA	V <sub>CC</sub> =3.6V, V <sub>REG1</sub> =V <sub>REG2</sub> =3.1V	
Leakage Current			10	uA	V <sub>CC</sub> =3.6V, V <sub>REG1</sub> =V <sub>REG2</sub> =0V	
Current at $V_{REG1}$ and $V_{REG2}$ ( $I_{REG1}$ and $I_{REG2}$ )		3		mA	$V_{CC}$ =3.6V, $V_{REG1}$ = $V_{REG2}$ =3.1V. $V_{REG1/2}$ supplied through 220 $\Omega$ bias resistance (see evaluation board schematic).	
Thermal Resistance, R <sub>TH</sub>		11		°C/W		



Pin	Function	Description	Interface Schematic
1, 2, 3	VCC1	Inter-stage match and bias for first stage output. Connect inter-stage matching capacitor to pin with a short trace. Connect low frequency bypass capacitor to this pin with a long trace. See evaluation board layout for detail.	
5	VREG2	This pin requires a regulated supply to set output stage DC bias.	
6	RF IN	RF Input. An external blocking capacitor is required if this pin is connected to DC path.	VCC  Bond Wire Inductance  RF IN BIAS
4, 7-12, 20, 21	NC	No Connect.	
13, 14, 15, 16, 17, 18	RF OUT	RF Output and bias for the output stage. The power supply for the output transistor needs to be supplied to this pin. This can be done through an RF inductor that supports the required DC currents.	BIAS BIAS
19	VREG1	This pin requires a regulated supply to set driver stage DC bias.	
22	VCC BIAS	Bias circuitry supply voltage.	
23	PWR SENSE	PWR SEN and PWR REF pins can be used in conjunction with an external feedback path to provide an RF power control function for the RF6886. The power control function is based on sampling the RF drive to the final stage of the RF6886.	O PWR SEN  BIAS  O PWR REF
24	PWR REF	Same as pin 23.	-
Pkg Base	GND	Ground connection. The backside of the package should be connected to the ground plane through a short path, i.e., vias under the device are required.	



### **Theory of Operation**

This section provides specific guidelines for operation of RF6886.

Applications can generally be placed into two categories:

- 1. High power applications
  - Output power ranging between 34.5 36.5dBm
  - Efficiency >50% in band of interest
- 2. Linear applications
  - RF6886 shows linearity along the lines of a handset power amplifier in terms of adjacent channel power (ACP) performance, with the distinct advantage of obtaining ACP compliance at >2x comparative output power. Resultant output power for linear operation will depend on the waveform being considered.

All pertinent specifications and performance curves are seen in the tabular and graph sections of the data sheet. The first standard evaluation board has been matched for 865MHz to 955MHz. Operation with  $V_{CC}$ =3.6V shows output power >36dBm and efficiency >50%. For reduced power ranges, efficiency is maintained, with no change to output match, by lowering  $V_{CC}$ . See data for 3.3/3.0V in the tables provided. The standard evaluation board also demonstrates impressive linearity, shown with conventional CDMA modulation.

The same data set format is also provided for the 433MHz to 470MHz evaluation board. Nominal data is taken with  $V_{\rm CC}$ =3.6V and  $V_{\rm REG1}/2$ =3.1V. For linear operation, it has been shown that reducing  $V_{\rm REG1}/2$  to 2.7 - 2.8V enhances performance. This can be explained by observing how the compression characteristic behaves. Operation with VREG=3.1V shows gradual (soft) compression once power exceeds 31dBm. With VREG reduced to 2.7 - 2.8V, small signal gain drops by 1 - 2dB. Self bias is now more prominent at 31dBm, and gain expansion offsets slow compression. The result is flattening of the gain characteristic, extending effective compression point out in power. Waveform distortion is reduced as compared to the VREG=3.1V case, and adjacent channel power improves. The sole advantage in using VREG=3.1V would be a slightly higher value for saturated output power.

Low thermal resistance enables reliable high power operation, provided that output load is set to achieve efficiency equal to or better than that seen on the RFMD evaluation boards.

The maximum rating for output load VSWR on page 2 calls out requirement for discussion in this section. RF6886 has shown excellent performance into  $50\Omega$ , but any system using it as a final amplifier will have to take VSWR variation into account. Test on properly matched evaluation board has shown that rated output power is obtained with 10dBm at RF input. Practically speaking then, at or near 10dBm would be a maximum reasonable limit for input power. When considering VSWR variation, ruggedness is one of the main considerations. Ruggedness here, being the worse case VSWR which can be tolerated for a transient period without damage to the device. The following maximum VSWR limits apply:

V <sub>cc</sub>	Freq	$P_{OUT}$ into 50Ω Load (Across Band)	Maximum Practical Input Drive	Maximum Output VSWR (Survival)
V	MHz	dBm	dBm	
3.6	865 to 955	36.2 to 35.2	10 3.5:1	
3.3		35.5 to 34.4	10	5.0:1
3		34.4 to 33.4	8	5.0:1
3.6	433 to 470	37 to 36.4	10	3.5:1
3.3		36.3 to 35.6	10 5.0:1	
3		35.2 to 34.5	8	5.0:1



In each case, VSWR was tested over phase, with device on/off cycle done several times at phase angle where current was maximum. Test showed that the best off/on sequence for RF6886 is as follows:

#### Turn on:

- 1. Apply V<sub>CC</sub>
- 2. Apply V<sub>REF1/2</sub>
- 3. Apply drive at RF input

#### Turn off:

- 1. Remove drive at RF input
- 2. Bring down voltage at  $V_{\mathsf{REF1/2}}$
- 3. Bring down V<sub>CC</sub> (not necessary in system of course)

Many systems will use closed loop power control. When taking output VSWR variation into account, the limits in table above still apply, with same practical maximum limit on RF drive. At some phase angles, higher output powers will not be attainable. Thus, a limit on maximum drive should be taken into account to prevent overdrive of the device by power control circuit.

The VSWR limits set here apply to the most demanding case, where input drive is set for maximum output power. For example, Pout >36dBm,  $V_{CC}$ =3.6V, Pin=10dBm. It is entirely conceivable that the amplifier be used in a linear application at backed off power. In that case, it follows that a higher VSWR could be tolerated. As an example, consider 32dBm output power with  $V_{CC}$ =3.6V. Test showed that power control loop would achieve 32dBm from 865MHz to 955MHz over phase into 5:1 VSWR. The increased VSWR specification as compared to the 3:5:1 limit in table comes about for the following reason:

The harshest condition is encountered at phase angle where 10dBm drive results in forward power >38.5dBm and current > 3000mA. A power control loop sensing forward (coupled) power would back input drive down in this case and prevent damage. That provided it reacts quickly enough. The more limiting factor in this case, phase angle for lowest power presents a situation where target power cannot be achieved. That even if drive is allowed to go beyond practical maximum. But because the amplifier was seen to achieve 32dBm over phase along with ruggedness, the increased VSWR specification becomes reasonable in the presence of power control and lower output power requirement. So, a multitude of scenarios could exist, with test being required to determine allowable VSWR specification.

Power control can be implemented via several different methodologies, using circuitry external to RF6886. One method already touched upon, sampling forward coupled output power and feedback to adjust at one of two points in the system:

- 1. With constant drive level at RF6886 input, adjust voltage level at  $V_{REG1}$  and/or  $V_{REG2}$ .  $V_{REG1/2}$  can be tied together, or one of the two can be kept constant with the other adjusted.
- With V<sub>REF1/2</sub> constant, RF drive at device input can be adjusted via feedback to a system control point behind RF6886.

Two RF6886 output pins are also available for use in a power control scheme, PWR SENSE (pin 23) and PWR REF (pin 24). Viewing the evaluation board schematics, it can be seen that both pins are tied to  $V_{CC}$  through  $390\Omega$  resistors. Both pins sink current, resulting in following voltages at respective board connectors:

V\_PWR REF =  $V_{CC}$  - 390\*I\_PWR\_REF V\_PWR SENSE =  $V_{CC}$  - 390\*I\_PWR\_SENSE



V\_PWR\_REF output pin yields a voltage proportional to DC component of total output stage drive current, while V\_PWR\_SENSE output pin does likewise for DC + RF components. Subtraction between these voltages gives result proportional to RF current only, and therefore output power as well. Graphs of Log 10 (V\_PWR REF - V\_PWR SENSE) vs. RF6886 power out are shown for two scenarios:

- 1. RF drive at device input = constant 10dBm, with ramp at  $V_{REG1/2}$ .
- 2.  $V_{RFG1/2}$  = constant 3.1V, with RF drive ramp from 0 10dBm.

In both cases, it can be seen that output power versus Log of this difference maintains a linear relationship up to 33.5dBm. Non-linear behavior past 33.5dBm is caused by 2 contributors:

- 1. Compression beginning to take effect at RF6886 1st and/or 2nd stage.
- 2. PWR\_REF and PWR\_SENSE transistor collector voltage reduction and associated compression. Note that changing  $390\Omega$  value will influence curve shape and shift graphs up/down on y-axis.

As an additional exercise to investigate #2 above, like graphs are shown for  $180\Omega$  pull up resistor vs.  $390\Omega$ . With  $180\Omega$  in place, internal PWR\_REF and PWR\_SENSE transistors retain higher collector voltage, and do not enter into compression. As a result, we see altered curves as compared to  $390\Omega$  case. Log (V\_PWR\_REF - V\_PWR\_SENSE) continue to increase, with increasing slope, vs. output power. One other interesting data point, the curve for ramp at V<sub>REG1/2</sub> now closely resembles that for ramp at RF input.


The curves will remain consistent for a given frequency and temperature provided the following remain constant:

- 1. REF/SENSE resistance (Does not change value in design. This only noted for clarity)
- 2. Output load VSWR

Practically speaking then, this method offers a relatively simple approach, with presumably less accuracy as compared to closed loop control which couples forward power at output. In the coupled power method, VSWR variation will of course also impact accuracy.


Here are general schematics for approaches utilizing PWR\_REF/PWR\_SENSE pins in described power control schemes:

#### Approach 1:






Approach 2:



Approach #1 feeds back to variable gain stage behind RF6886. Approach #2 utilizes feedback to  $V_{REG1/2}$  pins of RF6886. Recall Log of the Loop Reference Voltage is shown in graphs for both methods. In the circuits shown above, no Log function is performed. Data for  $V_{delta} = (V_{PWR_REF} - V_{PWR_SENSE})$  vs. Output Power out is collected, and Loop Reference Voltage is set to  $V_{delta}$  for corresponding Output Power(s). Data can be collected at selected frequency and temperature points, depending on accuracy desired in a particular application.

Next, a discussion covering RF6886 used in balanced configuration. The application as depicted here:



This configuration can be implemented with readily available surface mount hybrid couplers, and offers significant performance and reliability advantages. Use single ended RF6886 3.6V specifications for reference:

- 1. >38.5dBm output power
- 2. Linear performance with 2.5dB increase in power for equivalent adjacent channel power specification
- 3. Immunity to antenna VSWR variation





One key consideration will be output side isolated port  $50\Omega$  termination resistance. In the case where output VSWR deviates significantly from  $50\Omega$ , reflected power will be absorbed in the isolated port. This will require placement of resistor bank capable of handling power dissipation while fault condition exists.

Finally, consider the maximum allowable operating device voltage, listed at 4.0V in the table on page 2. Operating with  $V_{CC}$ =4.0V enables higher compression point, which becomes attractive in two types of applications:

- 1. High power, high efficiency
- 2. Linear, requiring specification compliance at higher power level

Viewing curves in the graph section, it can be seen that device junction temperature stays below 150 °C (85 °C ambient) up to rated power levels. Junction temperature becomes a more critical specification with higher operating voltage. It should be stressed again here that a properly matched output load impedance is required to provide high efficiency. Load impedance has been measured on both standard evaluation boards. The table below contains that data:


Freq	Standard Evaluation Board Load Impedance	Freq	Standard Evaluation Board Load Impedance
MHz	A+jBΩ	MHz	A+jBΩ
865	1.983+j 0.157	433	1.997-j 0.941
900	1.983+j 0.579	450	1.866-j 0.251
928	1.953+j 0.789	470	1.778-j 0.268
955	1.969+j 0.914		

In any application where greater than 3.6V operation is being considered, use of an isolator at RF6886 output is recommended. This, of course, excludes the balanced configuration already discussed. The recommendation would also hold for  $V_{CC} \le 3.6V$ , in cases where potential output VSWR conditions exceed those outlined previously in this section.



## **Evaluation Board Schematic**


433MHz to 470MHz





## **Evaluation Board Schematic**


865 MHz to 955 MHz






## Typical Electrical Performance, 25°C:

433MHz to 470MHz Evaluation Board Schematic




#### 865 MHz to 955 MHz Evaluation Board






## Thermal Performance, 900MHz, 85°C:






## Power Control Performance, REF/SENSE Pull-Up Resistance=390 $\Omega$ , 25°C:

865 MHz to 955 MHz Evaluation Board, Constant Power at RF IN, Ramp at V<sub>REG1/2</sub>




 $865\,\text{MHz}$  to  $955\,\text{MHz}$  Evaluation Board, Power Ramp at RF IN, Constant 3.1V at  $V_{REG1/2}$ 






## Power Control Performance, REF/SENSE Pull-Up Resistance=180 $\Omega$ , 25°C:

865 MHz to 955 MHz Evaluation Board, Constant Power at RF IN, Ramp at V<sub>REG1/2</sub>




### $865\,\text{MHz}$ to $955\,\text{MHz}$ Evaluation Board, Power Ramp at RF IN, Constant 3.1V at $V_{REG1/2}$






## **Package Drawing**



YYWW = Date Code, where YY=year, WW=week Trace Code to be assigned by assembly SubCon

### **PCB Patterns**



Thermal vias for center slug "C" should be incorporated into the PCB design. The number and size of thermal vias will depend on the application, the power dissipation, and the electrical requirements. Example of the number and size of vias can be found on the RFMD evaluation board layout.

#### Notes:

1. Shaded are represents Pin 1.