Microcontroller (μ C) vs. Microprocessor (μ P)

- μC intended as a single chip solution, μP requires external support chips (memory, interface)
- μC has on-chip non-volatile memory for program storage, μP does not.
- μC has more interface functions on-chip (serial interfaces, Analog-to-Digital conversion, timers, etc.) than μP
- μC does not have virtual memory support (I.e, could not run Linux), while μP does.
- General purpose μPs are typically higher performance (clock speed, data width, instruction set, cache) than μCs
- Division between μPs and μCs becoming increasingly blurred

V 0.4

PIC 16F87x μC

Features	Comments	
Instruction width	14 bits	
On-chip program memory (non-volatile, electrically erasable)	Varies, up to 8K x 14 words	
On-chip Random Access Memory (RAM)	Varies, up to 368 x 8	
Clock speed	DC to 20 Mhz	
Architecture	Accumulator, 35 instructions	
On-chip modules	Async serial IO, I2C, SPI, A/D, 16-bit timer, two 8-bit timers	

V 0.4

Accumulator-Based Instruction Set

Two operand instructions have the Working Register (w reg) as one operand, and memory or data in the current instruction as the second operand.

The destination can be either be w reg or file registers.

A register used in the manner of the *w* register is generally called an *accumulator*.

The *instruction register* contains the machine code of the instruction currently being executed.

RAM File
Registers
address
DO DI
B DO = data out
DI = data in

The addwf instruction

General form:

addwf floc, d

 $d \leftarrow [floc] + \mathbf{w}$

floc is a memory location in the file registers (data memory)

w is the working register

d is the destination, can either be the literal 'f' or 'w'


[floc] means "the contents of memory location floc"


addwf 0x70,w $w \leftarrow [0x70] + w$


addwf 0x70,f $[0x70] \leftarrow [0x70] + w$


V 0.4 4


Data Memory addwf Examples Location contents 0x58 0x2C Assume data memory contents on right 0x59 0xBA w register contains 0x1D 0x5A 0x34 0xD3 0x5B addwf 0x59, w $w \leftarrow [0x59] + w$ w = [0x59] + w = 0xBA + 0x1D = 0xD7After execution w = 0xD7, memory unchanged. addwf 0x59, f $[0x59] \leftarrow [0x59] + w$ Execute: [0x59] = [0x59] + w = 0xBA + 0x1D = 0xD7After execution [0x59] = 0xD7, w is unchanged.

















Increment (incf)

See page 136 in PICF87X datasheet

 B B B B
 B B B B B B B B B B

 1 1 0 0
 0 0 0 0 0 0 0 0 0

 1 0 9 8
 7 6 5 4 3 2 1 0
 incf floc, d Increment destination by 1 0 0 1 01 0 d f f f f f f

'fffffff' lower 7-bits of floc address

'd': 0 = w reg, 1 = f

Machine code Instruction

 $;[0x59] \leftarrow [0x59] +1$ 0x0AD9 incf 0x59, f 0x0A59 incf 0x59, w ; w \leftarrow [0x59] + 1

> V 0.4 13

Decrement (decf)

See page 136 in PICF87X datasheet

 B B B B
 B B B B B B B B B B

 1 1 0 0
 0 0 0 0 0 0 0 0 0

 1 0 9 8
 7 6 5 4 3 2 1 0
 decf floc, d Decrement destination by 1 $0\ 0\ 0\ 0\ 1\ 1\ d\ f\ f\ f\ f\ f\ f$

'fffffff' lower 7-bits of floc address


'd': 0 = w reg, 1 = f

Machine code Instruction

0x03D9 $;[0x59] \leftarrow [0x59] -1$ decf 0x59, f 0x0359 decf 0x59, w ; w $\leftarrow [0x59] - 1$ V 0.4

14

How is the instruction register loaded?



Goto location (*goto*)

The program counter specifies the location of the current location. How is this changed?

1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 3 2 1 0 9 8 7 6 5 4 3 2 1 0 goto k $PC[10:0] \leftarrow k$ 10 1 kkk kkkk kkkk

"kkkkkkkkkk" lower 11-bits of a location, loaded into lower 11-bits of the program counter register (PC[10:0)); $PC[12:11] \leftarrow PCLATH[4:3].$

Instruction Machine code 0x2809 goto 0x9

The next instruction is fetched from the target address.

16

PCLATH register

PCLATH is a special register located at 0x0A that is used by instructions that modify the PC register.

The PC register is 13 bits so programs can be a maximum of 8K (8192) instructions.

Instructions that affect the PC only change either the lower 8-bits or lower 11-bits; the remaining bits come from the PCLATH register.

If your program is less than 2K (2048) instructions, then you do not have to worry about modifying PCLATH before a goto because the PCLATH[4:3] bits will already be '00'.

> V 0.4 17


A Simple Program

In this class, will present programs in C form, then translate (compile) to PIC assembly language.

C Program equivalent A 'char' variable is 8-bits (1 byte) #define myid 100 unsigned char i,j,k;


/* myvalue = 100 */ /* i++, i = 101 *//* j is 101 */ /* j--, j is 100 */ /* k = 201 */

> V 0.4 18



and k to 0x22. Other choices

could be made.




PIC Assembly to PIC Machine Code


V 0.4


19


- Could perform this step manually by determining the instruction format for each instruction from the data sheet.
- Much easier to let a program called an assembler do this step automatically
- MPLAB Integrated Design Environment (IDE) is used to assemble PIC programs and simulate them
 - Simulate means to execute the program without actually loading it into a PIC microcontroller


V 0.4 21











General MPLAB Comments

- See Experiment #2 for detailed instructions on installing MPLAB on your PC and assembling/simulating programs.
- The assembly language file must have the .asm extension and must be a TEXT file
 - Microsoft .doc files are NOT text files
 - MPLAB has a built-in text editor. If you use an external text editor, use one that displays line numbers (e.g. don't use notepad – does not display line numbers)
- You should use your portable PC for experiments 1-5 in this class, all of the required software is freely available.

V 0.4 27

Clock Cycles vs. Instruction Cycles

The clock signal used by a PIC to control instruction execution can be generated by an off-chip oscillator, by using an external RC network to generate the clock on-chip.

For the PIC 16F87X, the maximum clock frequency is 20 Mhz.

An instruction cycle is four clock cycles.

A PIC instruction takes 1 or 2 instruction cycles, depending on the instruction (see Table 13-2, pg. 136, PIC 16F87X data sheet).

An add instruction takes 1 instruction cycle. How much time is this if the clock frequency is 20 MHz (1 MHz = 1.0e6 = 1,000,000 Hz)?

 $1/\text{frequency} = \text{period}, \quad 1/20 \text{ Mhz} = 50 \text{ ns} (1 \text{ ns} = 1.0 \text{e-} 9 \text{ s})$

Add instruction @ 20 Mhz takes 4 * 50 ns = 200 ns.

By comparison, a Pentium IV add instruction @ 3 Ghz takes 0.33 ns (330 ps). A Pentium IV could emulate a PIC faster than a PIC can execute! But you can't put a Pentium IV in a toaster, or buy one from digi-key for \$5.00.

V 0.4 28

PIC18xx2

- Microchip has an extensive line of PIC microcontrollers, of which the PIC18xx2 is the most recent.
- During the semester, will contrast features of the PIC16F87x with those of the PIC18xx2.
- Do not assume that because something is done one way in the PIC16F87x, that it is the most efficient method for accomplishing that action.
- The datasheet for the PIC18xx2 is found on the class web site.

V 0.4 29

PIC16F87x vs. PIC18Fxx2

One word that can be used to describe the PIC16F87x Instruction Set Architecture (ISA) is 'small'. The small number of instruction types, small data size width, small instruction word size allows an implementation using a small number gates, resulting in a microcontroller that is very inexpensive to manufacture. This results in an unconventional instruction set, that is inefficient at many common operations. But doing things slowly is often good enough, if it is cheap enough.

The PIC18xx2 has a more **conventional** instruction set. Direct comparisons between the PIC18xx2 instructions and microcontroller instruction sets from Intel, Motorola, etc can be made. The PIC18xx2 ISA is **better** than the PIC16F87x, and these improvements will be discussed during the semester.

V 0.4 30

PIC16F87x vs PIC18Fxx2

Features	16F87x	18Fxx2
Instruction width	14 bits	16 bits, 4 instructions take 32 bits.
Program memory	Up to 8K x 14	Up to 16K x 16 words
Data Memory	Up to 368 x 8	Up to 1536 x 8
Clock speed	Max 20 Mhz	Max 40 Mhz
Architecture	Accumulator, 35 instructions	Accumulator, 75 instructions

Features in PIC18 not present in PIC16: 8x8 hardware multiplier, stack push/pop instructions, branch instructions, signed, better support for signed comparisons (V, N flags). Peripherals are essentially the same for both processors. Both processors take 4 clock cycles for 1 instruction cycle.

What do you need to know?

- Understand the operation of movelw, addwf, incf, decf, goto instructions
- Be able convert PIC assembly mnemonics to machine code and vice-versa
- Be able to compile/simulate a PIC assembly language program in MPLAB
- Understand the relationship between instruction cycles and machine cycles
- Trace active datapaths in architectural diagram during instruction execution.
- Be prepared to discuss PIC18, PIC16 major differences

V 0.4 32

6