# International

- Advanced Process Technology
- Ultra Low On-Resistance
- Dynamic dv/dt Rating
- 175°C Operating Temperature
- Fast Switching
- P-Channel
- Fully Avalanche Rated
- Lead-Free

#### Description

Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.


The TO-220 package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 watts. The low thermal resistance and low package cost of the TO-220 contribute to its wide acceptance throughout the industry.


### **Absolute Maximum Ratings**

# IRF4905PbF

PD - 94816

HEXFET<sup>®</sup> Power MOSFET





	Parameter	Max.	Units	
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ -10V	-74		
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ -10V	-52	A	
I <sub>DM</sub>	Pulsed Drain Current ①	-260		
$P_D @ T_C = 25^{\circ}C$	Power Dissipation	200	W	
	Linear Derating Factor	1.3	W/°C	
V <sub>GS</sub>	Gate-to-Source Voltage	± 20	V	
E <sub>AS</sub>	Single Pulse Avalanche Energy <sup>®</sup>	930	mJ	
I <sub>AR</sub>	Avalanche Current <sup>®</sup>	-38	A	
E <sub>AR</sub>	Repetitive Avalanche Energy <sup>①</sup>	20	mJ	
dv/dt	Peak Diode Recovery dv/dt 3	-5.0	V/ns	
TJ	Operating Junction and	-55 to + 175		
T <sub>STG</sub>	Storage Temperature Range		°C	
	Soldering Temperature, for 10 seconds	300 (1.6mm from case )		
	Mounting torque, 6-32 or M3 screw	10 lbf•in (1.1N•m)		

#### **Thermal Resistance**

	Parameter	Тур.	Max.	Units
R <sub>0JC</sub>	Junction-to-Case		0.75	
R <sub>0CS</sub>	Case-to-Sink, Flat, Greased Surface	0.50	0.50 ——	
R <sub>eJA</sub>	Junction-to-Ambient		62	

### Electrical Characteristics @ $T_J = 25^{\circ}C$ (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	-55			V	$V_{GS} = 0V, I_D = -250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient		-0.05		V/°C	Reference to 25°C, I <sub>D</sub> = -1mA
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance			0.02	Ω	$V_{GS} = -10V, I_D = -38A$ (4)
V <sub>GS(th)</sub>	Gate Threshold Voltage	-2.0		-4.0	V	$V_{DS} = V_{GS}$ , $I_D = -250 \mu A$
9 <sub>fs</sub>	Forward Transconductance	21			S	$V_{DS} = -25V, I_{D} = -38A$
	Drain-to-Source Leakage Current			-25	μA	$V_{DS} = -55V, V_{GS} = 0V$
IDSS	Brain to bource Leakage burrent			-250		$V_{DS} = -44V, V_{GS} = 0V, T_J = 150^{\circ}C$
1	Gate-to-Source Forward Leakage			100	nA	$V_{GS} = 20V$
IGSS	Gate-to-Source Reverse Leakage			-100		V <sub>GS</sub> = -20V
Qg	Total Gate Charge			180		I <sub>D</sub> = -38A
Q <sub>gs</sub>	Gate-to-Source Charge			32	nC	$V_{DS} = -44V$
Q <sub>gd</sub>	Gate-to-Drain ("Miller") Charge			86		$V_{GS}$ = -10V, See Fig. 6 and 13 $\oplus$
t <sub>d(on)</sub>	Turn-On Delay Time		18			$V_{DD} = -28V$
tr	RiseTime		99			I <sub>D</sub> = -38A
t <sub>d(off)</sub>	Turn-Off Delay Time		61		ns	$R_G = 2.5\Omega$
t <sub>f</sub>	FallTime		96			R <sub>D</sub> = 0.72Ω, See Fig. 10 ④
1	Internal Drain Industance		4 5	-		Between lead,
LD	Internal Drain Inductance 4.5 -		ъЦ	6mm (0.25in.)		
	Internal Source Inductance		7.5		– nH	from package
LS						and center of die contact
C <sub>iss</sub>	Input Capacitance		3400			$V_{GS} = 0V$
C <sub>oss</sub>	Output Capacitance		1400		pF	$V_{DS} = -25V$
C <sub>rss</sub>	Reverse Transfer Capacitance		640		1	f = 1.0MHz, See Fig. 5

### **Source-Drain Ratings and Characteristics**

	Parameter	Min.	Тур.	Max.	Units	Conditions
ls	Continuous Source Current			-74		MOSFET symbol
	(Body Diode)		-74	Α	showing the	
I <sub>SM</sub>	Pulsed Source Current		-260		integral reverse	
	(Body Diode) ①				p-n junction diode.	
V <sub>SD</sub>	Diode Forward Voltage			-1.6	V	$T_J = 25^{\circ}C, I_S = -38A, V_{GS} = 0V$ (4)
t <sub>rr</sub>	Reverse Recovery Time		89	130	ns	$T_J = 25^{\circ}C, I_F = -38A$
Q <sub>rr</sub>	Reverse Recovery Charge		230	350	nC	di/dt = -100A/µs ⊛
t <sub>on</sub>	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S+L_D$ )				

#### Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)
- $@~Starting~T_J$  = 25°C, L = 1.3mH  $R_G$  = 25 $\Omega,~I_{AS}$  = -38A. (See Figure 12)
- 3 I\_{SD}  $\leq$  -38A, di/dt  $\leq$  -270A/µs, V\_{DD}  $\leq$  V\_{(BR)DSS}, T\_J  $\leq$  175°C
- ④ Pulse width  $\leq$  300µs; duty cycle  $\leq$  2%.

# International




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature

Fig 3. Typical Transfer Characteristics

International






Fig 7. Typical Source-Drain Diode Forward Voltage


Fig 8. Maximum Safe Operating Area














Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

# International




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current






Fig 13b. Gate Charge Test Circuit





\* Reverse Polarity of D.U.T for P-Channel




\*\*\*  $V_{GS}$  = 5.0V for Logic Level and 3V Drive Devices


Fig 14. For P-Channel HEXFETS

# International

### **TO-220AB** Package Outline

Dimensions are shown in millimeters (inches)






OTES: 1 DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982. 2 CONTROLLING DIMENSION : INCH

3 OUTLINE CONFORMS TO JEDEC OUTLINE TO-220AB. 4 HEATSINK & LEAD MEASUREMENTS DO NOT INCLUDE BURRS.

### TO-220AB Part Marking Information

EXAMPLE: THIS IS AN IRF1010 LOT CODE 1789 ASSEMBLED ON WW 19, 1997 IN THE ASSEMBLY LINE "C" Note: "P" in assembly line position indicates "Lead-Free"



Data and specifications subject to change without notice.

International

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105 TAC Fax: (310) 252-7903 Visit us at www.irf.com for sales contact information.11/03 Note: For the most current drawings please refer to the IR website at: <u>http://www.irf.com/package/</u>