

<u>AN594</u>

Using the CCP Module(s)

Author: Mark Palmer Microchip Technology Inc.

This application note discusses the operation of a Capture/Compare/PWM (CCP) module, and the interaction of multiple CCP modules with the timer resources.

The (CCP) module is software programmable to operate in one of three modes:

- 1. A Capture input
- 2. A Compare output
- 3. A Pulse Width Modulation (PWM) output

For the CCP module to function, Timer resources must be used in conjunction with the CCP module. The desired CCP mode of operation determines which timer resources are required. Table 1 shows the CCP mode with the corresponding timer resource required. Both the Capture and Compare modes require that Timer1 be operating in timer mode or synchronized counter mode.

Note:	Capture	and Compare modes may	not				
	operate	if Timer1 is operated in	the				
	asynchro	nronous counter mode.					

TABLE 1: CCP MODE - TIMER RESOURCE

CCP MODE	Timer Resource
Capture	Timer1
Compare	Timer1
PWM	Timer2

CCP OPERATION

The following three sections discuss the operation of the CCP module in each of its modes of operation. There is a simple example program for each mode of operation. The software example for the Capture mode, also uses a second CCP module in Compare mode to generate the signal to capture.

PWM Mode

A Pulse Width Modulation output (Figure 1) is a signal that has a time-base (period) and a time that the output stays high (duty cycle). The period is the duration after which the PWM rising edge repeats itself. The resolution of the PWM output is the granularity with which the duty cycle can be varied. The frequency of a PWM is simply the inverse of the period (1/ period).







FIGURE 1: PWM OUTPUT



Each CCP module can support one Pulse Width Modulation (PWM) output signal, with minimal software overhead. This PWM signal can attain a resolution of up to 10-bits, from the 8-bit Timer2 module. This gives 1024 steps of variance from an 8-bit overflow counter. This gives a maximum accuracy of Tosc (50 ns, when the device is operated at 20 MHz). Figure 2 shows a block diagram of the CCP module in PWM mode. When the Timer2 overflows (timer = period register), the value in the duty cycle registers (CCPRxL:CCPRx-CON<5:4>) is latched into the 10-bit slave latch. A new duty cycle value can be loaded into the duty cycle register(s) at any time, but is only latched into the slave latch when Timer2 = Timer2 Period Register (PR2).

The period of Timer 2 (and PWM) is determined by the frequency of the device, the Timer2 prescaler value (1, 4 or 16), and the Timer2 Period Register. Equation 1 shows the calculation of the PWM period, duty cycle, and the minimum and maximum frequencies.

Appendix A is a program which generates up to a 10-bit PWM output. The PWM period and duty cycle are updated after the overflow of Timer1. Upon the overflow of Timer1, ports A, B and D are read. The 10-bit duty cvcle is specified by the value on PORTB:PORTA<1:0>, while the period is specified by the value on PORTD. By setting the conditional assemble flag PICMaster to TRUE, these values are read from internal registers which are dummy registers for the ports (DUMMY_Px). This allows the software to be verified without the use of hardware and external stimulus.

Since the PWM duty cycle is double buffered, the duty cycle registers are only loaded when there is sufficient time to complete the update of the 10-bit value before the Timer2 = PR2 match occurs. After the duty cycle has been updated and the Timer2 = PR2 match has occurred, the period (stored in the PR2 register) is updated. The operation of the CCP module in PWM mode is similar to the PIC17C42's PWM. Additional concepts of PWM operation can be found in Application Notes AN564 and AN539.

EQUATION 1: PWM PERIOD, DUTY CYCLE, AND FREQUENCIES

PWM Period = [(PR2) + 1] • 4 Tosc • (Timer 2 prescale value)
PWM Duty Cycle = [CCPRxL:CCPRxCON<5:4>] • 4 Tosc • (Timer2 prescale value)
PWM maximum frequency (High Resolution mode) = 4/(PR2 • Tcy) (Low Resolution mode) = 1/(PR2 • Tcy)
PWM minimum frequency (High Resolution mode) = 4/(PR2 • Tcy) (Low Resolution mode) = 1/(PR2 • Tcy)
Table 2 shows the minimum and maximum PWM frequency for different device frequencies. The Timer2 prescaler will be selected to give either the minimum or maximum frequencies as shown.

TABLE 2: PWM FREQUENCY FOR DIFFERENT DEVICE FREQUENCIES

20 MHz		MHz	10 MHz			2 MHz		
PWM Resolution	Min	Max	Min	Max	Min	Max	Units	
10-bit	1.22	19.53	0.613	9.77	0.123	1.96	kHz	
9-bit	1.22	39.06	0.613	9.77	0.123	3.92	kHz	
10-bit	1.22	19.53	0.613	9.77	0.123	1.96	kHz	
9-bit	1.22	39.06	0.613	9.77	0.123	3.92	kHz	
10-bit	1.22	19.53	0.613	9.77	0.123	1.96	kHz	
9-bit	1.22	39.06	0.613	9.77	0.123	3.92	kHz	
10-bit	1.22	19.53	0.613	9.77	0.123	1.96	kHz	
9-bit	1.22	39.06	0.613	9.77	0.123	3.92	kHz	


Compare Mode

In Compare mode, the 16-bit value of Timer1 is compared to the CCPRxH:CCPRxL registers. When these registers match, the S/W configured event occurs on the CCPx pin. The events that can be S/W selected are:

- Clear CCPx pin on match
- Set CCPx pin on match
- Generate S/W interrupt (CCPx pin unchanged)
- Trigger special event (CCPx pin unchanged)
 - CCP1 clears Timer1
 - CCP2 clears Timer1 and sets the A/D's GO/DONE bit

The CCPxM3:CCPxM0 control bits, in register CCPxCON, configures the operation of the CCP module. The compare function must have the data direction of the CCPx pin configured as an output, if the compare event is to control the state of the CCPx pin.


FIGURE 3: COMPARE MODE BLOCK DIAGRAM



When the CCP module is in the OFF state (CCPxM3:CCPxM0 = 0h), the CCPx output latch is forced to a low level, though the level on the CCPx pin will be determined by the value in the data latch of the port. Figure 3 shows the block diagram of the CCP module in Compare mode.

Appendix B is a program which uses the CCP module to transmit a pulse train dependent on the data byte. Timer1 is used as a free running timer, with each "new" compare value being an offset added to the present CCP compare latch value. The data is transmitted every 600 µs. Each data bit has a sync pulse (High level) of 8.8 µs. Then the data is transmitted as a low pulse. The time duration of the low pulse determines the value of the data bit. A '0' bit is low for 18.8 us while a '1' bit is low for 37.6 µs. After the last data bit has been transmitted, another sync pulse is transmitted and the output remains low (idle time) until the 600 µs data period has completed. An example of the pulse train for the a data byte of 0x0CA is shown in Figure 4. and has an idle time of 224 us. These pulse times are based off the device operational frequency. The program header file, COMP.H, calculates the values to be loaded into the compare registers from the specified Device freq. The data to be transmitted is read from PORTB, during the idle time. By setting the conditional assemble flag PICMaster to TRUE, these values are read from internal registers which are dummy registers for the ports (DUMMY_Px). This allows the software to be verified without the use of hardware and external stimulus.

FIGURE 4: TRANSMIT PULSE TRAIN (DATA = 0x0CA)



Capture Mode

In Capture mode, the 16-bit value of Timer1 is latched into the CCPRxH:CCPRxL registers, when the S/W configured event occurs on the CCPx pin. The events that can cause a capture are:

- Every falling edge
- Every rising edge
- · Every 4th rising edge
- Every 16th rising edge

The CCPxM3:CCPxM0 control bits, in register CCPxCON, configures the operation of the CCP module. The capture function works regardless of the data direction of the CCPx pin (input or output). With the CCPx pin is configured as an output, a write to the CCPx pin (in PORTC) will cause a capture when the capture requirement is met.

FIGURE 5: CAPTURE MODE BLOCK DIAGRAM





FIGURE 6: **EXAMPLE CAPTURE WAVEFORM** The changing of the Capture mode, via the CCPxM3:CCPxM0 bits, may cause the CCPxIF bit to be set. This "false" interrupt should be cleared (ignored) after changing between capture modes. The CCP prescaler is only cleared by configuring the CCP module into the OFF state (CCPxM3:CCPxM0 = 0h). Figure 5 shows the block diagram of the CCP module in Capture mode. The use of the CCP module in Capture mode is similar to the PIC17C42's capture. Additional concepts of capture operation can be found in Application Note AN545.

Appendix C is a program which implements a 16-bit capture from a free running timer (Timer1). The capture event is configured as each rising edge. The 16-bit capture value is the "new" 16-bit capture value minus the "old" 16-bit capture value. If the time between captures is greater than 216 Timer1 increments, an invalid result will occur. This invalid result is not indicated by the software. After the capture period result is calculated, the "new" capture value is loaded into the "old" register.

The waveform that is captured is generated from a second CCP module in compare mode. The value that is loaded in to the CCPR2H:CCPR2L is read from the PORTB and PORTD registers. By setting the conditional assemble flag PICMaster to TRUE, these values are read from internal registers which are dummy registers for the ports (DUMMY_Px). This allows the software to be verified without the use of hardware and external stimulus. Figure 6 shows an input into the CCPx pin, and the capture measurement points.



INTERACTION OF CCP MODULES

Due to the modularity of the PIC16CXXX peripherals, future devices with two or more CCP modules on a device are possible. Each CCP module operates independently from the others, though their interaction with the timer resources must be taken into account.

When two or more CCP modules exist on a device, there can be an interaction between the CCP modules. This interaction is shown in Table 3. These interactions do NOT include any interaction (S/W) caused by the main program nor the interrupt service routines of the CCP sources.

Interaction of Two Capture Modes

When two CCP modules are in a Capture mode, Timer1 is the time-base for both captures. This means that they will have the same capture resolution, as determined by the Timer1 prescaler and frequency of the timer/counter clock. This clock can come from an external source (on the RC0/T1OSO/T1CKI pin), but must be synchronized to the device.

Interaction of One Capture Mode and One Compare Mode

When one CCP module is in a Capture mode and a second CCP module is in Compare mode, Timer1 is the time-base for both the captures and the compare. This means that the capture and the compare will have the same resolution, as determined by the Timer1 prescaler and frequency of the timer/counter clock. This clock can come from an external source (on the RC0/T1OSO/T1CKI pin), but must be synchronized to the processor clock. Also, care must be taken in that the compare can be configured to clear TMR1 register (when in special Trigger mode). Care must be taken in system design to ensure that this clearing of the TMR1 register does not have any negative impact on the capture function.

TABLE 3:	INTERACTION OF TWO CCP MODULES
----------	--------------------------------

CCPx Mode	CCPy Mode	Interaction			
Capture	Capture	Same Timer1 time-base.			
Capture	Capture	The compare could be configured for trigger special event, which clears the TMR1 register.			
Capture	Capture	The compare(s) could be configured for trigger special event, which clears the TMR1 register.			
PWM	PWM	The PWMs will have the same frequency, and update rate (Timer2 interrupt).			
PWM	Capture	None			
PWM	Capture	None			

EXAMPLE 1:

ACTION	TIMER1 STATE	COMMENT
CCPR1H:CCPR1L = 0x0465 CCP1CON = 0x?B	0x???? 0x????	CCP1 in Compare - Special Trigger Mode
	0x0232	mgger mode
CCPR2H:CCPR2L = 0x0165	0x0333	
CCP2CON = 0x?B	0x0334	CCP2 in Compare - Special Trigger Mode
	0x0465	CCP1 resets TMR1 and CCP1 -
	0x0000	Special Trigger function occurs
	0x0165	CCP2 resets TMR1 and CCP2 -
	0x0000	Special Trigger function occurs
	0x0165	CCP2 resets TMR1 and CCP2 -
	0x0000	Special Trigger function occurs
:		

Interaction of Two Compare Modes

When two CCP modules are in a Compare mode, Timer1 is the time-base for both compares. This means that they will have the same compare resolution, as determined by the Timer1 prescaler and frequency of the timer/counter clock. This clock can come from an external source (on the RC0/T1OSO/T1CKI pin), but must be synchronized to the processor clock. Since the compare modules can be configured to clear TMR1 register (when in special Trigger mode), care must be taken in system design to ensure that this clearing of the TMR1 register does not have any negative impact on the compare function. If both compares are configured with a special trigger, which clears the TMR1 register, then the compare register that is closest to (but greater than) the TMR1 register value is the compare value that will reset the TMR1 register. Example 1 shows a possible case.

Interaction of Two PWM Modes

When two CCP modules are in a PWM mode, Timer2 is the time-base for both PWM outputs. This means that they will have the same PWM frequency and update rates, as determined by the Timer2 prescaler and frequency of the device. The resolution of the two PWMs may be different, since each CCP module has its own CCPxX:CCPxY bits for high resolution mode. These bits are found in the CCPxCON<5:4> register.

CONCLUSION

The Capture/Compare/PWM modules offer enormous flexibility in the use of the device timer resources. As with all resources, care must be taken to ensure that no adverse system complications can occur with the interaction between multiple CCP modules. The programs for simple operation of the various CCP modes should be a good foundation for modifications to suite your particular needs.

APPENDIX A: PWM_1.ASM

MPASM 01.40 Released	PWM_1.ASM	1-16-1997	17:35:52	PAGE 1
LOC OBJECT CODE LINE VALUE	SOURCE TEXT			
00001	ттот т	- 16074 m	- 66	
00002	ERRORLEVE	P = 16C74, n	= 00	
00002		ы — 302		
		* * * * * * * * * * * *	* * * * * * * * *	******
00005				
		itputs a PWM	signal c	on the CCP1 pin. The duty cycle and
		-		ne TMR1 overflows.
00008	; PERIOD =	= PORTB	-	
00009	; DUTY CYCLE =	= PORTD and	PORTE<1:0	>
00010	;			
00011	; The prescaler o	of TMR2 is s	elected k	by the state of PORTA<1:0> after
00012	; reset RA1:RA	AO Presca	ler multi	plies Tcyc by
00013		1		
00014		4		
00015		16		
00016				
00017				
00018	-		2 04	
00019 00020		Date: 7-1 1-16		Compatibility with MPASMWIN 1.40
00020		1-10	- 51	compacibility with MFASHWIN 1.40
00022				
		* * * * * * * * * * * *	* * * * * * * * *	*****
00024	;			
00025	;			
00026	; HARDWARE SETUP			
00027	; PORTA<1:0>	- Prescal	er to TMF	2, read only after reset
00028		- Period		
00029				of PWM (8-bits)
00030		- Duty Cy	cle low c	of PWM (2-bits)
00031				
00032 00033		JDE <p16c74.< td=""><td>inas</td><td></td></p16c74.<>	inas	
00001	LIST	DE (PI0C/4.	11102	
		ndard Header	File, Ve	er. 1.00 Microchip Technology, Inc.
00318	LIST			
00034				
0000000 00035	FALSE E	EQU 0		
0000001 00036	TRUE E	EQU 1		
00037				
00038		JDE <pwm.h></pwm.h>		
00046	list			
00047				
00039			• 7	Debugging Eleg
		EQU TRUE EQU TRUE		Debugging Flag Debugging Flag
	-	EQU TRUE		Debugging Flag
00043	-	100 11001	, 1	
00044				
	; Reset address.	Determine t	ype of RE	SET
00046				
0000 00047	org RES	SET_V	; RES	ET vector location
	RESET BSF	STATUS, RP	0 ; Bar	ık 1
0001 188E 00049	BTFSC	PCON,NOT_P	OR ; Pow	ver-up reset?

0002	2832	00050		GOTO	START	;	YES
0003	2850	00051		GOTO		;	NO, a WDT or MCLR reset
0005	2050	00052		0010	oinnr_innoin	'	No, a mor or ment repet
					-	_	t routine. Need to determine the type
		00054	; of inter	rrupt tha	at occurred. I	.he	e following interrupts are enabled:
		00055	; 1. CC	CP Captur	re Occured		
		00056	;	-			
		00057					
0004			page				
0004		00058	org	ISR_	_V	;	Interrupt vector location
0004		00059	PER_INT_V				
0004	1283	00060		BCF	STATUS, RPO	;	Bank 0
0005	180C	00061		BTFSC	PIR1, TMR1IF	;	TMR1 Overflow Interrupt occured?
0006		00062		GOTO	, T1OVFL		YES, Service the TMR1 Interrupt
	2000			0010	110111		
0007		00063	ERRORI	-			NO, Error Condition-Unknown Interrupt
0007		00064		BSF	PORTA, 2	;	Toggle a PORT pin
0008	1105	00065		BCF	porta, 2		
0009	2807	00066		GOTO	ERROR1		
		00067	;				
000A		00068				:	NO, Error Condition-Unknown Interrupt
	1 - 0 -		LIUCOILL	DOF			Toggle a PORT pin
000A		00069		BSF	PORTA, 3	'	loggie a PORI pin
000B	1185	00070		BCF	PORTA, 3		
000C	280A	00071		GOTO	ERROR2		
		00072	;				
000D		00073	T1OVEL				
000D	1000	00074	110111	BCF	יםדרם עיית ומדת		Clear T1 Overflow Interrupt Flag
0000	1000					'	Clear II Overliow Incertupt Flag
		00075	lI ((PICMaste			
000E	0853	00076		MOVF	DUMMY_PD, W	;	
		00077	else	2			
		00078		MOVF	PORTD, W	;	
		00079	endi	if	- ,		
000F	0005	00080	ciidi	MOVWF	DC_HI	;	
0001	0005				_	'	
		00081	11 0	(PICMaste			
0010	0854	00082		MOVF	DUMMY_PE, W	;	
		00083	else	2			
		00084		MOVF	PORTE, W	;	
		00085	endi	if			
0011	0006	00086		MOVWF	DC_LO	;	
0011	0020	00087	if	(PICMaste	_	·	
0010	0051		11 1				
0012	0851	00088		MOVF	DUMMY_PB, W	;	
		00089	else	5			
		00090		MOVF	PORTB, W	;	
		00091	endi	lf			
0013	1683	00092		BSF	STATUS, RPO	;	Bank 1
0014		00093		MOVWF	T2_PERIOD	;	
					_		
0015	1283	00094		BCF	STATUS, RPO	;	Bank U
		00095	;				
0016		00096	WAIT_DC				
0016	0811	00097		MOVF	TMR2, W	;	Read present TMR2 register value
0017		00098		SUBWF	PR2, W		How close is the timer to rolling over
0018		00099		ANDLW	0x0F		Does this make it zero?
0019		00100		BTFSC	STATUS, Z		If Z is set, near rollover
001A	2816	00101		GOTO	WAIT_DC	;	loop until rolled over
001B	0855	00102		MOVF	DC_HI, W	;	else losd the duty cycle values
001C	0095	00103		MOVWF	CCPR1L	;	Load DC high
001D		00104		MOVLW	0x0F	;	~
							Set the DG low bits
001E		00105		ANDWF	CCP1CON, F		Set the DC low bits
001F		00106		BTFSC	DC_LO, 1	;	
0020	1697	00107		BSF	CCP1CON, CCP1	.Х	;
0021	1856	00108		BTFSC	DC_LO, 0	;	
0022	1617	00109		BSF	CCP1CON, CCP1	Y	i
0023		00110		BCF			Clear the TRM2 = PR2 flag
0020	1000			201	, 1000211	'	erear one mans - ma ridy
		00111					
0001		UUTT5	WAIT_PR				
0024	1 0 0 0			DEFCC	DTD1	-	TOOD with the formation and
0024		00113		BTFSS			LOOP waiting for TRM2 = PR2
				BTFSS GOTO	PIR1, TMR2IF WAIT_PR		LOOP waiting for TRM2 = PR2 Need to wait until TMR2 = PR2 so that
0024		00113				;	-

0026 1683	00116	BSF	STATUS, RPO	; Bank 1
0027 300F	00117	MOVLW	0x0F	; Load TMR2 period with minimum value Fh
0028 0092	00118	MOVWF	PR2	;
0029 30F0	00119	MOVLW	0xF0	;
002A 0520	00120	ANDWF		; Determine if period needs to be greater
002B 1903	00121	BTFSC	STATUS, Z	;
002C 2830	00122	GOTO	NO_OFFSET	; NO, Period is the minimum
002D	00123 PR_OFFSE	CΤ		
002D 300F	00124	MOVLW	0x0F	; Yes, calculate additional offset
002E 0220	00125	SUBWF	T2_PERIOD, W	
002F 0792				; ADD Period offset
002F 0792	00126	ADDWF	PRZ, F	, ADD Period Offset
	00127 ;			
0030	00128 NO_OFFSE	ET		
0030 1283	00129	BCF	STATUS, RPO	; Bank 0
0031 0009	00130	RETFIE		; Return / Enable Global Interrupts
	00131 ;			
	00132 page	2		
	00133 ;	-		
		*******	* * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *
	00135 ;*****			Power-On Reset occurred.
	00136 ;******	* * * * * * * * * *	* * * * * * * * * * * * * * * *	**************
	00137 ;			
0032	00138 START			; POWER_ON Reset (Beginning of program)
0032 1283	00139	BCF	STATUS, RPO	; Bank 0
0033 018F	00140	CLRF	TMR1H	;
0034 018E	00141	CLRF	TMR1L	;
	00142 ;			
0035	00143 MCLR_RES	SET		; A Master Clear Reset
0035 0183	00144	CLRF	STATUS	; Do initialization (Bank 0)
0036 018B	00145	CLRF	INTCON	
0037 018C	00146	CLRF	PIR1	
0038 1683	00147	BSF	STATUS, RPO	; Bank 1
0039 3080	00148	MOVLW	0x80	;
003A 0081	00149	MOVWF	OPTION_REG	i
003B 018C	00150	CLRF	PIE1	; Disable all peripheral interrupts
003C 30FF	00151	MOVLW	OxFF	;
003D 009F	00152	MOVWF	ADCON1	; Port A is Digital.
	00153 ;			
	00154 ;			
003E 1283	00155	BCF	STATUS, RPO	; Bank 0
003F 0185	00156	CLRF	PORTA	; ALL PORT output should output Low.
0040 0186	00157	CLRF	PORTB	
0041 0187	00158	CLRF	PORTC	
0042 0188	00159	CLRF	PORTD	
0043 0189	00160	CLRF	PORTE	
	00161 ;			
0044 1683	00162	BSF	STATUS, RPO	; Select Bank 1
0045 30FF	00163	MOVLW	OxFF	
0046 0085	00164	MOVWF	TRISA	; RA5 - 0 inputs
0047 0086	00165	MOVWF	TRISB	; RB7 - 0 inputs
0048 0187	00166	CLRF	TRISC	; RC Port are outputs
0049 0088	00167	MOVWF	TRISD	; RD Port are inputs
004A 0089	00168	MOVWF	TRISE	; RE Port are inputs
004B 0092	00169	MOVWF	PR2	; Default PWM period
				_
004C 140C	00170	BSF	PIE1, TMR1IE	; Enable TMR1 Interrupt
004D 1283	00171	BCF	STATUS, RPO	; Select Bank 0
	00172 ;			
004E 300C	00173	MOVLW	0X0C	; CCP module is in
004F 0097	00174	MOVWF	CCP1CON	; PWM output mode
	00175 ;			-
		alize the	Special Functi	on Registers (SFR) interrupts
			Spectar runeti	on regipters (pric) incertapts
0050 0107	00177 ;	a	5751	
0050 018C	00178	CLRF	PIR1	;
0051 0190	00179	CLRF	TICON	;
0052 0192	00180	CLRF	T2CON	;
	00181 if	(PICMast	cer)	

```
0053 1850
                 00182
                             BTFSC DUMMY_PA, 0
                                                ;
                 00183
                          else
                 00184
                             BTFSC PORTA, 0
                                                ;
                 00185
                           endif
0054 1412
                 00186
                              BSF
                                     T2CON, 0
                                                ;
                 00187 ;
                          if (PICMaster )
                 00188
0055 18D0
                 00189
                             BTFSC DUMMY_PA, 1
                                                ;
                 00190
                           else
                             BTESC
                                   PORTA, 1
                00191
                                               ;
                 00192
                          endif
0056 1492
                00193
                            BSF
                                    T2CON, 1
                                               ;
                00194 ;
0057 170B
                00195
                            BSF
                                    INTCON, PEIE ; Enable Peripheral Interrupts
0058 178B
                             BSF
                                    INTCON, GIE ; Enable all Interrupts
                00196
0059 1410
                00197
                             BSF
                                  T1CON, TMR1ON ; Turn Timer 1 ON
                                   T2CON, TMR2ON ; Turn Timer 2 ON
005A 1512
                00198
                              BSF
                00199 ;
005B 285B
                00200 lzz
                                                ; Loop waiting for TMR1 interrupt
                            goto lzz
                 00201 ;
                 00202 ; Here is where you do things depending on the type of RESET (Not a
                 00203 ; Power-On Reset).
005C 1E03
                00204 OTHER_RESET BTFSS STATUS,NOT_TO ; WDT Time-out?
005D 2807
                00205 WDT_TIMEOUT GOTO ERROR1
                                              ; YES, This is error condition
                00206
                         if ( Debug_PU )
005E 2832
                 00207
                             goto START
                                                ; MCLR reset, Goto START
                 00208
                          else
                           GOTO MCLR_RESET
                 00209
                                               ; MCLR reset, Goto MCLR_RESET
                 00210
                          endif
                 00211 ;
                 00212
                          if (Debug )
005F 0000
                 00213 END_START NOP
                                                ; END label for debug
                00214
                          endif
                00215 ;
                00216 ;
07FF
                00217
                                               ; End of Program Memory
                              PMEM_END
                         org
                               GOTO ERROR1
07FF 2807
                00218
                                                ; If you get here your program was lost
                 00219
                 00220
                         end
                            00003FBD
_XT_OSC
__16C74
                            00000001
                            0000005B
lzz
MEMORY USAGE MAP ('X' = Used, '-' = Unused)
0700 : -----
                                 - -----X
All other memory blocks unused.
Program Memory Words Used: 97
Program Memory Words Free: 3999
          0
Errors :
Warnings :
           0 reported,
                         0 suppressed
                       17 suppressed
Messages :
           0 reported,
```

APPENDIX B: PWM.H

```
nolist
;
; This is the custom Header File for the real time clock application note
;
  PROGRAM: CLOCK.H
;
   Revision:7-13-94
;
; This is used for the ASSEMBLER to recalculate certain frequency
; dependant variables. The value of Dev_Freq must be changed to
; reflect the frequency that the device actually operates at.
;
                     D'10000000'; Device Frequency is 4 \ensuremath{\text{MHz}}
Dev_Freq
              EOU
                     (( Dev_Freq / D'4000' ) * D'188' / D'10000' )
PULSE_TIME
              EQU
;
                     (HIGH ((( Dev_Freq / 4 ) * 1 / D'1000' ) / 3 ) ) + 1
DB_HI_BYTE
              EQU
                     (HIGH ((( Dev_Freq / 4 ) * D'46' / D'10000' ) / 3 ) ) + 1
LCD_INIT_DELAY EQU
INNER_CNTR
                     40
                           ; RAM Location
              EOU
OUTER_CNTR
                     41
                           ; RAM Location
              EQU
;
T10S0
              EOU
                     0
                           ; The RCO / T1OSO / T1CKI
;
RESET_V
              EQU
                     0x0000 ; Address of RESET Vector
ISR_V
              EQU
                     0x0004 ; Address of Interrupt Vector
PMEM_END
              EQU
                     0x07FF ; Last address in Program Memory
                     0x0400 ; Address where to start Tables
TABLE_ADDR
              EOU
;
COUNTER
                     0x021
              EQU
                               ;
;
                     0x30
XMIT_DATA
              EQU
DATA_CNT
                     0x31
              EOU
ONES CNT
              EOU
                     0x32
CCP1_INT_CNT
                     0x33
              EQU
CCPREG_HI
              EQU
                     0x40
CCPREG_LO
              EQU
                     0x41
DUMMY_PA
                     0x50
              EOU
DUMMY_PB
             EQU
                     0x51
DUMMY_PC
             EQU
                     0x52
DUMMY_PD
              EQU
                     0x53
                     0x54
DUMMY_PE
              EQU
DC_HI
              EQU
                     0x55
DC_LO
              EQU
                     0x56
T2_PERIOD
              EQU
                     0xA0
;
   list
```

APPENDIX C: COMP_1.LST

MPASM 01.40 Released COMP_1.ASM 1-16-1997 17:35:21 PAGE 1 LOC OBJECT CODE LINE SOURCE TEXT VALUE 00001 LIST P = 16C74, n = 6600002 ERRORLEVEL -302 00003; 00005; 00006 ; This program outputs a pulse train on the CCP1 pin, as specified by 00007 ; the values in the CCPR1H:CCPR1L. 00008; 00009; 00010 ; Pulse Train .| |_ 00011 ; Data Value <----> <-- 0 --> ~ 00012 ; 00013 ; 00014 ; T_ONE_BIT | T_ZERO_BIT 00015 ; 00016 ; PULSE_TIME PULSE_TIME 00017 ; 00018 ; 00019; Program = COMP_1.ASM Revision Date: 7-13-94 00020 ; 00021 ; 1-16-97 Compatibility with MPASMWIN 1.40 00022 ; 00023 ; 00025 ; 00026; 00027 ; HARDWARE SETUP 00028 ; PORTB - Data to serial transmit on CCP pin 00029 ; 00030 ; INCLUDE <pl6c74.inc> 00031 00001 LIST 00002 ;P16C74.INC Standard Header File, Version 1.00 Microchip Technology 00318 LIST 00032 00033 FALSE EQU 00000000 0 00000001 00034 TRUE EQU 1 00035 00036 INCLUDE <COMP.h> list 00052 00053 00037 ; 00000001 00038 PICMaster EQU TRUE ; A Debugging Flag 00000001 TRUE 00039 Debug EQU ; A Debugging Flag TRUE 0000001 00040 Debug_PU EQU ; A Debugging Flag 00041 ; 00042 ; 00043 ; Reset address. Determine type of RESET 00044 ; 0000 00045 ; RESET vector location org RESET_V 0000 1683 00046 RESET BSF STATUS, RP0 ; Bank 1 0001 188E BTFSC PCON,NOT_POR ; Power-up reset? 00047 0002 287C 00048 GOTO START ; YES 0003 28BA 00049 GOTO OTHER_RESET ; NO, a WDT or MCLR reset

	00050		
	00050 ; 00051 ; This is th	- D	the second se
			pt routine. Need to determine the type
		-	he following interrupts are enabled:
		Capture Occured	
	00054 ;		
0004	00055 page		· Tutounut montou location
0004	00056 org	ISR_V	; Interrupt vector location
0004	00057 PER_INT_V		
0004 1405		Debug)	· The second secon
0004 1405		bsf PORTA, 0	; Turn on strobe
0005 1000	00060 endi:	-	
0005 1283		BCF STATUS, RP0	
0006 190C			F ; Compare Interrupt occured?
0007 280E		GOTO CCP1_INT	; YES, Service the TMR1 Interrupt
0008	00064 ERROR1		; NO, Error Condition-Unknown Interrupt
0008 1505		BSF PORTA, 2	; Toggle a PORT pin
0009 1105		BCF PORTA, 2	
000A 2808		GOTO ERROR1	
	00068 ;		
000B	00069 ERROR2		; NO, Error Condition-Unknown Interrupt
000B 1585		BSF PORTA, 3	; Toggle a PORT pin
000C 1185		BCF PORTA, 3	
000D 280B		GOTO ERROR2	
	00073 ;		
	00074 ;		
			* * * * * * * * * * * * * * * * * * * *
	00076 ; In the CCP	-	
			n a CCP match, the value in the
			ust be updated. This is done with
			lst CCP1 match (CCP1 pin goes high) the
			Depending on the value of the data bit
		the value add to t	he CCPR1H:CCPR1L register pair.
	00082 ;		
	00083 ; After the d	data has been trans	mitted, the pin will have a sync pulse
		emain low for 300 u	s
	00085 ;*********		
	00085 ;********** 00086 ;		s
	00085 ;*********** 00086 ; 00087		s
000E	00085 ;*********** 00086 ; 00087 00088 CCP1_INT	*****	S. ***********************************
000E 110C	00085 ;*********** 00086 ; 00087 00088 CCP1_INT 00089	BCF PIR1, CCP11	s. ************************************
000E 110C 000F 0AB3	00085 ;*********** 00086 ; 00087 00088 CCP1_INT 00089	**************************************	s. ************************************
000E 110C 000F 0AB3 0010 1C33	00085 ;*********** 00086 ; 00087 00088 CCP1_INT 00089 1 00090 2 00091 1	**************************************	s. ************************************
000E 110C 000F 0AB3 0010 1C33 0011 2833	00085 ;*********** 00086 ; 00087 00088 CCP1_INT 00089 1 00090 2 00091 1	**************************************	s. ************************************
000E 110C 000F 0AB3 0010 1C33	00085 ;*********** 00086 ; 00087 00088 CCP1_INT 00089 1 00090 2 00091 1	**************************************	s. ************************************
000E 110C 000F 0AB3 0010 1C33 0011 2833 0012 0012 03B1	00085 ;************************************	**************************************	s. F ; Clear CCP1 Interrupt Flag T, F ; T, O ; ; Decrement the Count of data bits
000E 110C 000F 0AB3 0010 1C33 0011 2833 0012	00085 ;********** 00086 ; 00087 00088 CCP1_INT 00089 1 00090 1 00091 1 00092 0 00093 DATA_PULSE 00094 1	BCF PIR1, CCP1I INCF CCP1_INT_CN BTFSS CCP1_INT_CN GOTO SYNC_PULSE	s. ************************************
000E 110C 000F 0AB3 0010 1C33 0011 2833 0012 0012 03B1	00085 ;************************************	BCF PIR1, CCP1I INCF CCP1_INT_CN BTFSS CCP1_INT_CN GOTO SYNC_PULSE DECF DATA_CNT, F	s. F ; Clear CCP1 Interrupt Flag T, F ; T, 0 ; ; Decrement the Count of data bits ; Have we transmitted all the Data Bits?
000E 110C 000F 0AB3 0010 1C33 0011 2833 0012 0012 03B1 0013 1903	00085 ;************************************	**************************************	<pre>s. F ; Clear CCP1 Interrupt Flag T, F ; T, 0 ;</pre>
000E 110C 000F 0AB3 0010 1C33 0011 2833 0012 0012 03B1 0013 1903 0014 2827	00085 ;************************************	BCF PIR1, CCP1I INCF CCP1_INT_CN BTFSS CCP1_INT_CN GOTO SYNC_PULSE DECF DATA_CNT, F BTFSC STATUS, Z GOTO PERIOD_DELT	<pre>s. F ; Clear CCP1 Interrupt Flag T, F ; T, 0 ;</pre>
000E 110C 000F 0AB3 0010 1C33 0011 2833 0012 0012 03B1 0013 1903 0014 2827 0015 0DB0	00085 ;************************************	BCF PIR1, CCP1I INCF CCP1_INT_CN BTFSS CCP1_INT_CN GOTO SYNC_PULSE DECF DATA_CNT, F BTFSC STATUS, Z GOTO PERIOD_DELT RLF XMIT_DATA, T	<pre>s. F ; Clear CCP1 Interrupt Flag T, F ; T, 0 ;</pre>
000E 110C 000F 0AB3 0010 1C33 0011 2833 0012 0012 03B1 0013 1903 0014 2827 0015 0DB0 0016 1803	00085 ;************************************	BCF PIR1, CCP1I INCF CCP1_INT_CN BTFSS CCP1_INT_CN GOTO SYNC_PULSE DECF DATA_CNT, F BTFSC STATUS, Z GOTO PERIOD_DELT RLF XMIT_DATA, S BTFSC STATUS, C	<pre>s. F ; Clear CCP1 Interrupt Flag T, F ; T, 0 ;</pre>
000E 110C 000F 0AB3 0010 1C33 0011 2833 0012 0012 03B1 0013 1903 0014 2827 0015 0DB0 0016 1803 0017 281F	00085 ;************************************	BCF PIR1, CCP1I INCF CCP1_INT_CN BTFSS CCP1_INT_CN GOTO SYNC_PULSE DECF DATA_CNT, F BTFSC STATUS, Z GOTO PERIOD_DELT. RLF XMIT_DATA, S BTFSC STATUS, C GOTO ONE_DATA	<pre>s. F ; Clear CCP1 Interrupt Flag T, F ; T, 0 ;</pre>
000E 110C 000F 0AB3 0010 1C33 0011 2833 0012 0012 03B1 0013 1903 0014 2827 0015 0DB0 0016 1803 0017 281F 0018	00085 ;************************************	BCF PIR1, CCP1I INCF CCP1_INT_CN BTFSS CCP1_INT_CN GOTO SYNC_PULSE DECF DATA_CNT, F BTFSC STATUS, Z GOTO PERIOD_DELT. RLF XMIT_DATA, S BTFSC STATUS, C GOTO ONE_DATA	<pre>s. F ; Clear CCP1 Interrupt Flag T, F ; T, 0 ;</pre>
000E 110C 000F 0AB3 0010 1C33 0011 2833 0012 0012 03B1 0013 1903 0014 2827 0015 0DB0 0016 1803 0017 281F 0018 0018 302F	00085 ;************************************	BCF PIR1, CCP1I INCF CCP1_INT_CN BTFSS CCP1_INT_CN GOTO SYNC_PULSE DECF DATA_CNT, F BTFSC STATUS, Z GOTO PERIOD_DELT RLF XMIT_DATA, T BTFSC STATUS, C GOTO ONE_DATA MOVLW LOW (T_ZER	<pre>s. F ; Clear CCP1 Interrupt Flag T, F ; T, 0 ;</pre>
000E 110C 000F 0AB3 0010 1C33 0011 2833 0012 0012 03B1 0013 1903 0014 2827 0015 0DB0 0016 1803 0017 281F 0018 0018 302F 0019 0795	00085 ;************************************	BCF PIR1, CCP1I INCF CCP1_INT_CN BTFSS CCP1_INT_CN GOTO SYNC_PULSE DECF DATA_CNT, F BTFSC STATUS, Z GOTO PERIOD_DELT RLF XMIT_DATA, T BTFSC STATUS, C GOTO ONE_DATA MOVLW LOW (T_ZER) ADDWF CCPR1L, F	<pre>s. F ; Clear CCP1 Interrupt Flag T, F ; T, 0 ;</pre>
000E 110C 000F 0AB3 0010 1C33 0011 2833 0012 0012 03B1 0013 1903 0014 2827 0015 0DB0 0016 1803 0017 281F 0018 0018 302F 0019 0795 001A 1803	00085 ;************************************	BCFPIR1, CCP1IINCFCCP1_INT_CNBTFSSCCP1_INT_CNGOTOSYNC_PULSEDECFDATA_CNT, FBTFSCSTATUS, ZGOTOPERIOD_DELTRLFXMIT_DATA, TBTFSCSTATUS, CGOTOONE_DATAMOVLWLOW (T_ZERADDWFCCPR1L, FBTFSCSTATUS, C	<pre>s. F ; Clear CCP1 Interrupt Flag T, F ; T, 0 ;</pre>
000E 110C 000F 0AB3 0010 1C33 0011 2833 0012 0012 03B1 0013 1903 0014 2827 0015 0DB0 0016 1803 0017 281F 0018 0018 302F 0018 302F 0019 0795 001A 1803 001B 0A96	00085 ;************************************	BCFPIR1, CCP1IINCFCCP1_INT_CNBTFSSCCP1_INT_CNGOTOSYNC_PULSEDECFDATA_CNT, FBTFSCSTATUS, ZGOTOPERIOD_DELTRLFXMIT_DATA, TBTFSCSTATUS, CGOTOONE_DATAMOVLWLOW (T_ZERADDWFCCPR1L, FBTFSCSTATUS, CINCFCCPR1H, F	<pre>s. F ; Clear CCP1 Interrupt Flag T, F ; T, 0 ;</pre>
000E 110C 000F 0AB3 0010 1C33 0011 2833 0012 0012 03B1 0013 1903 0014 2827 0015 0DB0 0016 1803 0017 281F 0018 0018 302F 0018 302F 0019 0795 001A 1803 001B 0A96 001C 3000	00085 ;************************************	BCF PIR1, CCP1I INCF CCP1_INT_CN BTFSS CCP1_INT_CN GOTO SYNC_PULSE DECF DATA_CNT, F BTFSC STATUS, Z GOTO PERIOD_DELT RLF XMIT_DATA, T BTFSC STATUS, C GOTO ONE_DATA MOVLW LOW (T_ZER ADDWF CCPR1L, F BTFSC STATUS, C INCF CCPR1H, F MOVLW HIGH (T_ZER	<pre>s. F ; Clear CCP1 Interrupt Flag T, F ; T, 0 ;</pre>
000E 110C 000F 0AB3 0010 1C33 0011 2833 0012 0012 03B1 0013 1903 0014 2827 0015 0DB0 0016 1803 0017 281F 0018 0018 302F 0018 302F 0019 0795 001A 1803 001B 0A96 001C 3000 001D 0796	00085 ;************************************	BCFPIR1, CCP1IINCFCCP1_INT_CNBTFSSCCP1_INT_CNGOTOSYNC_PULSEDECFDATA_CNT, FBTFSCSTATUS, ZGOTOPERIOD_DELTRLFXMIT_DATA, TBTFSCSTATUS, CGOTOONE_DATAMOVLWLOW (T_ZERADDWFCCPR1L, FBTFSCSTATUS, CINCFCCPR1H, FMOVLWHIGH (T_ZERADDWFCCPR1H, F	<pre>s. F ; Clear CCP1 Interrupt Flag T, F ; T, 0 ;</pre>
000E 110C 000F 0AB3 0010 1C33 0011 2833 0012 0012 03B1 0013 1903 0014 2827 0015 0DB0 0016 1803 0017 281F 0018 0018 302F 0018 302F 0019 0795 001A 1803 001B 0A96 001C 3000 001D 0796	00085 ;************************************	BCFPIR1, CCP1IINCFCCP1_INT_CNBTFSSCCP1_INT_CNGOTOSYNC_PULSEDECFDATA_CNT, FBTFSCSTATUS, ZGOTOPERIOD_DELTRLFXMIT_DATA, TBTFSCSTATUS, CGOTOONE_DATAMOVLWLOW (T_ZERADDWFCCPR1L, FBTFSCSTATUS, CINCFCCPR1H, FMOVLWHIGH (T_ZERADDWFCCPR1H, F	<pre>s. F ; Clear CCP1 Interrupt Flag T, F ; T, 0 ;</pre>
000E 110C 000F 0AB3 0010 1C33 0011 2833 0012 0012 03B1 0013 1903 0014 2827 0015 0DB0 0016 1803 0017 281F 0018 0018 302F 0019 0795 001A 1803 001B 0A96 001C 3000 001D 0796 001E 287A	00085 ;************************************	BCFPIR1, CCP1IINCFCCP1_INT_CNBTFSSCCP1_INT_CNGOTOSYNC_PULSEDECFDATA_CNT, FBTFSCSTATUS, ZGOTOPERIOD_DELTRLFXMIT_DATA, TBTFSCSTATUS, CGOTOONE_DATAMOVLWLOW (T_ZERADDWFCCPR1L, FBTFSCSTATUS, CINCFCCPR1H, FMOVLWHIGH (T_ZERADDWFCCPR1H, F	<pre>s. F ; Clear CCP1 Interrupt Flag T, F; T, 0; ; Decrement the Count of data bits ; Have we transmitted all the Data Bits? A ; YES, Delay to 300 us F ; NO, get next bit to transmit ; Is the bit to transmit a '1'? ; YES, Stay low for 17.6 us O_BIT); NO, Stay low for 8.8 us ; Update Compare register pair latch ; O_BIT); ; </pre>
000E 110C 000F 0AB3 0010 1C33 0011 2833 0012 0012 03B1 0013 1903 0014 2827 0015 0DB0 0016 1803 0017 281F 0018 0017 0018 302F 0019 0795 001A 1803 001B 0A96 001C 3000 001D 0796 001E 287A	00085 ;************************************	BCF PIR1, CCP1I INCF CCP1_INT_CN BTFSS CCP1_INT_CN GOTO SYNC_PULSE DECF DATA_CNT, F BTFSC STATUS, Z GOTO PERIOD_DELT. RLF XMIT_DATA, S BTFSC STATUS, C GOTO ONE_DATA MOVLW LOW (T_ZER: ADDWF CCPR1L, F BTFSC STATUS, C INCF CCPR1H, F MOVLW HIGH (T_ZER: ADDWF CCPR1H, F GOTO RET_FIE MOVLW LOW (T_ONE)	<pre>s. F ; Clear CCP1 Interrupt Flag T, F; T, 0; ; Decrement the Count of data bits ; Have we transmitted all the Data Bits? A ; YES, Delay to 300 us F ; NO, get next bit to transmit ; Is the bit to transmit a `1'? ; YES, Stay low for 17.6 us O_BIT); NO, Stay low for 8.8 us ; Update Compare register pair latch ; O_BIT); ; </pre>
000E 110C 000F 0AB3 0010 1C33 0011 2833 0012 0012 03B1 0013 1903 0014 2827 0015 0DB0 0016 1803 0017 281F 0018 0017 0018 302F 0019 0795 001A 1803 001B 0A96 001C 3000 001D 0796 001E 287A	00085 ;************************************	BCF PIR1, CCP1I INCF CCP1_INT_CN BTFSS CCP1_INT_CN GOTO SYNC_PULSE DECF DATA_CNT, F BTFSC STATUS, Z GOTO PERIOD_DELT. RLF XMIT_DATA, S BTFSC STATUS, C GOTO ONE_DATA MOVLW LOW (T_ZER ADDWF CCPR1L, F BTFSC STATUS, C INCF CCPR1L, F MOVLW HIGH (T_ZER ADDWF CCPR1H, F GOTO RET_FIE MOVLW LOW (T_ONE ADDWF CCPR1L, F	<pre>s. F ; Clear CCP1 Interrupt Flag T, F; T, 0; ; Decrement the Count of data bits ; Have we transmitted all the Data Bits? A ; YES, Delay to 300 us F ; NO, get next bit to transmit ; Is the bit to transmit a '1'? ; YES, Stay low for 17.6 us O_BIT); NO, Stay low for 8.8 us ; Update Compare register pair latch ; O_BIT); BIT); Stay low for 17.6 us ; Update Compare register pair latch</pre>
000E 110C 000F 0AB3 0010 1C33 0011 2833 0012 0012 03B1 0013 1903 0014 2827 0015 0DB0 0016 1803 0017 281F 0018 302F 0018 302F 0019 0795 001A 1803 001B 0A96 001C 3000 001D 0796 001E 287A 001F 001F 305E 0020 0795 0021 1803	00085 ;************************************	***********************************	<pre>s. F ; Clear CCP1 Interrupt Flag T, F; T, 0; ; Decrement the Count of data bits ; Have we transmitted all the Data Bits? A ; YES, Delay to 300 us F ; NO, get next bit to transmit ; Is the bit to transmit a '1'? ; YES, Stay low for 17.6 us O_BIT); NO, Stay low for 8.8 us ; Update Compare register pair latch ; O_BIT); BIT); Stay low for 17.6 us ; Update Compare register pair latch ; </pre>
000E 110C 000F 0AB3 0010 1C33 0011 2833 0012 0012 03B1 0013 1903 0014 2827 0015 0DB0 0016 1803 0017 281F 0018 302F 0018 302F 0019 0795 001A 1803 001B 0A96 001C 3000 001D 0796 001E 287A 001F 001F 305E 0020 0795 0021 1803 0022 0A96	00085 ;************************************	BCFPIR1, CCP1IINCFCCP1_INT_CNBTFSSCCP1_INT_CNGOTOSYNC_PULSEDECFDATA_CNT, FBTFSCSTATUS, ZGOTOPERIOD_DELTRLFXMIT_DATA, SBTFSCSTATUS, CGOTOONE_DATAMOVLWLOW (T_ZERADDWFCCPR1L, FBTFSCSTATUS, CINCFCCPR1H, FGOTORET_FIEMOVLWLOW (T_ONE, ADDWFCCPR1H, FGOTORET_FIEMOVLWLOW (CCPR1L, FBTFSCSTATUS, CINCFCCPR1L, FBTFSCSTATUS, CINCFCCPR1H, F	<pre>s. F ; Clear CCP1 Interrupt Flag T, F ; T, 0 ;</pre>
000E 110C 000F 0AB3 0010 1C33 0011 2833 0012 0012 03B1 0013 1903 0014 2827 0015 0DB0 0016 1803 0017 281F 0018 302F 0018 302F 0019 0795 001A 1803 001B 0A96 001C 3000 001D 0796 001E 287A 001F 001F 305E 0020 0795 0021 1803	00085 ;************************************	***********************************	<pre>s. F ; Clear CCP1 Interrupt Flag T, F ; T, 0 ;</pre>

0025		00116		INCF		; Increment	the number of 1's in the byte
0026	287A	00117		GOTO	RET_FIE		
		00118					
0027			PERIOD_DELTA				
0027		00120		MOVF	ONES_CNT, W	;	
0028		00121		ANDLW	0x0F	-	9 states (0 1s to 8 1s)
0029		00122		ADDWF	PCL, F	;	
002A		00123		GOTO	ZERO_1		0 ones in the data byte
002B		00124		GOTO	ONE_1		1 one in the data byte
002C		00125		GOTO	TWO_1		2 ones in the data byte
002D		00126		GOTO	THREE_1		3 ones in the data byte
002E		00127		GOTO	FOUR_1		4 ones in the data byte
002F		00128		GOTO	FIVE_1		5 ones in the data byte
0030		00129		GOTO			6 ones in the data byte
0031		00130		GOTO	SEVEN_1		7 ones in the data byte
0032	2873	00131		GOTO	EIGHT_1	, inere was	8 ones in the data byte
0022		00132					
0033	2001		SYNC_PULSE	MOTAT M			Company register pair latab
0033		00134		MOVLW		_	Compare register pair latch
0034		00135		ADDWF	CCPR1L, F	;	
0035		00136		BTFSC	STATUS, C	;	
0036		00137		INCF	CCPR1H, F	;	
0037		00138		MOVLW	HIGH (PULSE_TI		
0038		00139		ADDWF	CCPR1H, F	;	mara match (CD1 pin - I
0039		00140		BSF	CCP1CON, 0	, 011 COL	mpare match, CCP1 pin = L
003A	0009	00141		RETFIE			
0025		00142					
003B 003B	2050	00143	ZERO_1	MOTAT M	LOW (ZERO_1S)	• Indat	Company register pair latch
003B		00144		MOVLW ADDWF	CCPR1L, F	; opuace	e Compare register pair latch
003C		00145		BTFSC	STATUS, C	;	
003D		00140		INCF	CCPR1H, F	;	
003E		00147		MOVLW	HIGH (ZERO_1S		
0040		00140		ADDWF	CCPR1H, F	;	
0041		00110		GOTO	RET_FIE	,	
0011	2074	00150	:	0010	KBI_FIB		
0042		00151					
0042	30BD	00153	0112_1	MOVLW	LOW (ONE_1S)	; Update	e Compare register pair latch
0043		00154		ADDWF	CCPR1L, F	;	
0044		00155		BTFSC	STATUS, C	;	
0045		00156		INCF	CCPR1H, F	;	
0046		00157		MOVLW	HIGH (ONE_1S)		
0047		00158		ADDWF	CCPR1H, F	;	
0048		00159		GOTO	RET_FIE		
		00160	;		—		
0049		00161					
0049	308E	00162		MOVLW	LOW (TWO_1S)	; Update	e Compare register pair latch
004A		00163		ADDWF	CCPR1L, F	;	
004B		00164		BTFSC	STATUS, C	i	
004C		00165		INCF	CCPR1H, F	i	
004D	3002	00166		MOVLW	HIGH (TWO_1S)	i	
004E	0796	00167		ADDWF	CCPR1H, F	;	
004F		00168		GOTO	RET_FIE		
		00169	;				
0050		00170	THREE_1				
0050	305F	00171		MOVLW	LOW (THREE_1S) ; Update	e Compare register pair latch
0051	0795	00172		ADDWF	CCPR1L, F	;	
0052	1803	00173		BTFSC	STATUS, C	;	
0053	0A96	00174		INCF	CCPR1H, F	;	
0054	3002	00175		MOVLW	HIGH (THREE_1S	5);	
0055	0796	00176		ADDWF	CCPR1H, F	;	
0056	287A	00177		GOTO	RET_FIE		
		00178	;				
0057		00179	FOUR_1				
0057	3030	00180		MOVLW	LOW (FOUR_1S)	; Update	e Compare register pair latch
0058	0795	00181		ADDWF	CCPR1L, F	;	

0059	1803	00182		BTFSC	STATUS, C	;
005A	0A96	00183		INCF	CCPR1H, F	i
005B	3002	00184		MOVLW	HIGH (FOUR_1S)	;
005C		00185		ADDWF	CCPR1H, F	;
	287A	00186		GOTO	RET_FIE	
		00187	;		-	
005E			FIVE_1			
005E	3001	00189	1110_1	MOVLW	IOW (FIVE 19)	; Update Compare register pair latch
005E		00109		ADDWF	CCPR1L, F	;
0051		00190		BTFSC	STATUS, C	;
0061		00191				
				INCF	CCPR1H, F	;
0062		00193		MOVLW	• =	;
0063		00194		ADDWF	CCPR1H, F	;
0064	287A	00195		GOTO	RET_FIE	
0065		00196				
0065		00197	SIX_I		/ / - >	
0065		00198		MOVLW		; Update Compare register pair latch
0066		00199		ADDWF	CCPR1L, F	;
0067		00200		BTFSC	STATUS, C	;
0068		00201		INCF	CCPR1H, F	;
0069	3001	00202		MOVLW	HIGH (SIX_1S)	;
006A	0796	00203		ADDWF	CCPR1H, F	;
006B	287A	00204		GOTO	RET_FIE	
		00205	;			
006C		00206	SEVEN_1			
006C	30A3	00207		MOVLW	LOW (SEVEN_1S)	; Update Compare register pair latch
006D	0795	00208		ADDWF	CCPR1L, F	;
006E	1803	00209		BTFSC	STATUS, C	;
006F	0A96	00210		INCF	CCPR1H, F	i
0070	3001	00211		MOVLW	HIGH (SEVEN_1S) ;
0071	0796	00212		ADDWF	CCPR1H, F	i
0072	287A	00213		GOTO	RET_FIE	
		00214	;			
0073		00215	EIGHT 1			
	3074		EIGHT_1	MOVLW	LOW (EIGHT 1S)	; Update Compare register pair latch
0073	3074 0795	00216	EIGHT_1	MOVLW ADDWF	LOW (EIGHT_1S) CCPR1L, F	
0073 0074	0795	00216 00217	EIGHT_1	ADDWF	CCPR1L, F	; Update Compare register pair latch ; ;
0073 0074 0075	0795 1803	00216 00217 00218	EIGHT_1	ADDWF BTFSC	CCPR1L, F STATUS, C	; ;
0073 0074 0075 0076	0795 1803 0A96	00216 00217 00218 00219	EIGHT_1	ADDWF BTFSC INCF	CCPR1L, F STATUS, C CCPR1H, F	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
0073 0074 0075 0076 0077	0795 1803 0A96 3001	00216 00217 00218 00219 00220	EIGHT_1	ADDWF BTFSC INCF MOVLW	CCPR1L, F STATUS, C CCPR1H, F HIGH (EIGHT_1S	; ; ;) ;
0073 0074 0075 0076 0077 0078	0795 1803 0A96 3001 0796	00216 00217 00218 00219 00220 00221	EIGHT_1	ADDWF BTFSC INCF MOVLW ADDWF	CCPR1L, F STATUS, C CCPR1H, F HIGH (EIGHT_1S CCPR1H, F	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
0073 0074 0075 0076 0077 0078	0795 1803 0A96 3001	00216 00217 00218 00219 00220 00221 00222	EIGHT_1	ADDWF BTFSC INCF MOVLW	CCPR1L, F STATUS, C CCPR1H, F HIGH (EIGHT_1S	; ; ;) ;
0073 0074 0075 0076 0077 0078 0079	0795 1803 0A96 3001 0796	00216 00217 00218 00219 00220 00221 00222 00223		ADDWF BTFSC INCF MOVLW ADDWF	CCPR1L, F STATUS, C CCPR1H, F HIGH (EIGHT_1S CCPR1H, F	; ; ;) ;
0073 0074 0075 0076 0077 0078 0079	0795 1803 0A96 3001 0796 287A	00216 00217 00218 00219 00220 00221 00222 00223 00223	EIGHT_1 RET_FIE	ADDWF BTFSC INCF MOVLW ADDWF GOTO	CCPR1L, F STATUS, C CCPR1H, F HIGH (EIGHT_1S CCPR1H, F RET_FIE	; ; ;); ;
0073 0074 0075 0076 0077 0078 0079 007A 007A	0795 1803 0A96 3001 0796 287A	00216 00217 00218 00219 00220 00221 00222 00223 00224 00225		ADDWF BTFSC INCF MOVLW ADDWF GOTO BCF	CCPR1L, F STATUS, C CCPR1H, F HIGH (EIGHT_1S CCPR1H, F	; ; ;); ; On Compare match, CCP1 pin = H
0073 0074 0075 0076 0077 0078 0079	0795 1803 0A96 3001 0796 287A 1017	00216 00217 00218 00220 00221 00222 00223 00223 00224 00225 00226	RET_FIE	ADDWF BTFSC INCF MOVLW ADDWF GOTO	CCPR1L, F STATUS, C CCPR1H, F HIGH (EIGHT_1S CCPR1H, F RET_FIE	; ; ;); ;
0073 0074 0075 0076 0077 0078 0079 007A 007A	0795 1803 0A96 3001 0796 287A 1017	00216 00217 00218 00220 00221 00222 00223 00224 00225 00226 00227	RET_FIE	ADDWF BTFSC INCF MOVLW ADDWF GOTO BCF	CCPR1L, F STATUS, C CCPR1H, F HIGH (EIGHT_1S CCPR1H, F RET_FIE	; ; ;); ; On Compare match, CCP1 pin = H
0073 0074 0075 0076 0077 0078 0079 007A 007A	0795 1803 0A96 3001 0796 287A 1017	00216 00217 00218 00220 00221 00222 00223 00224 00225 00226 00227 00228	RET_FIE ; page	ADDWF BTFSC INCF MOVLW ADDWF GOTO BCF	CCPR1L, F STATUS, C CCPR1H, F HIGH (EIGHT_1S CCPR1H, F RET_FIE	; ; ;); ; On Compare match, CCP1 pin = H
0073 0074 0075 0076 0077 0078 0079 007A 007A	0795 1803 0A96 3001 0796 287A 1017	00216 00217 00218 00220 00221 00222 00223 00224 00225 00226 00227 00228 00229	RET_FIE ; page ;	ADDWF BTFSC INCF MOVLW ADDWF GOTO BCF RETFIE	CCPR1L, F STATUS, C CCPR1H, F HIGH (EIGHT_1S CCPR1H, F RET_FIE CCP1CON, 0	; ; ;) ; ; ; On Compare match, CCP1 pin = H ; Return / Enable Global Interrupts
0073 0074 0075 0076 0077 0078 0079 007A 007A	0795 1803 0A96 3001 0796 287A 1017	00216 00217 00218 00220 00221 00222 00223 00224 00225 00226 00227 00228 00229 00230	RET_FIE ; page ; ; ; ********	ADDWF BTFSC INCF MOVLW ADDWF GOTO BCF RETFIE	CCPR1L, F STATUS, C CCPR1H, F HIGH (EIGHT_1S CCPR1H, F RET_FIE CCP1CON, 0	; ; ;) ; ; ; On Compare match, CCP1 pin = H ; Return / Enable Global Interrupts
0073 0074 0075 0076 0077 0078 0079 007A 007A	0795 1803 0A96 3001 0796 287A 1017	00216 00217 00218 00220 00221 00222 00223 00224 00225 00226 00227 00228 00229 00230	RET_FIE ; page ; ;*****	ADDWF BTFSC INCF MOVLW ADDWF GOTO BCF RETFIE	CCPR1L, F STATUS, C CCPR1H, F HIGH (EIGHT_1S CCPR1H, F RET_FIE CCP1CON, 0	; ; ;); ; ; On Compare match, CCP1 pin = H ; Return / Enable Global Interrupts ************************************
0073 0074 0075 0076 0077 0078 0079 007A 007A	0795 1803 0A96 3001 0796 287A 1017	00216 00217 00218 00220 00221 00222 00223 00224 00225 00226 00227 00228 00229 00230 00231 00232	RET_FIE ; page ; ;***** ;**** ;****	ADDWF BTFSC INCF MOVLW ADDWF GOTO BCF RETFIE	CCPR1L, F STATUS, C CCPR1H, F HIGH (EIGHT_1S CCPR1H, F RET_FIE CCP1CON, 0	; ; ;) ; ; ; On Compare match, CCP1 pin = H ; Return / Enable Global Interrupts
0073 0074 0075 0076 0077 0078 0079 007A 007A	0795 1803 0A96 3001 0796 287A 1017	00216 00217 00218 00220 00221 00222 00223 00224 00225 00226 00227 00228 00229 00230 00231 00232 00233	<pre>RET_FIE ; page ; ;***** ;*****; ;</pre>	ADDWF BTFSC INCF MOVLW ADDWF GOTO BCF RETFIE	CCPR1L, F STATUS, C CCPR1H, F HIGH (EIGHT_1S CCPR1H, F RET_FIE CCP1CON, 0	; ; ;); ; ; On Compare match, CCP1 pin = H ; Return / Enable Global Interrupts ***********************************
0073 0074 0075 0076 0077 0078 0079 007A 007A 007B	0795 1803 0A96 3001 0796 287A 1017 0009	00216 00217 00218 00220 00221 00222 00223 00224 00225 00226 00227 00228 00229 00230 00231 00231 00232 00233 00234	<pre>RET_FIE ; page ; ;***** ;*****; ;</pre>	ADDWF BTFSC INCF MOVLW ADDWF GOTO BCF RETFIE	CCPR1L, F STATUS, C CCPR1H, F HIGH (EIGHT_1S CCPR1H, F RET_FIE CCP1CON, 0	<pre>; ; ; ;); ; On Compare match, CCP1 pin = H ; Return / Enable Global Interrupts ************************************</pre>
0073 0074 0075 0076 0077 0078 0079 007A 007A 007B	0795 1803 0A96 3001 0796 287A 1017 0009	00216 00217 00218 00220 00221 00222 00223 00224 00225 00226 00227 00228 00229 00230 00231 00231 00232 00233 00234 00235	<pre>RET_FIE ; page ; ;***** ;*****; ;</pre>	ADDWF BTFSC INCF MOVLW ADDWF GOTO BCF RETFIE	CCPR1L, F STATUS, C CCPR1H, F HIGH (EIGHT_1S CCPR1H, F RET_FIE CCP1CON, 0 CCP1CON, 0 STATUS, RP0	<pre>; ; ; ; ;); ; On Compare match, CCP1 pin = H ; Return / Enable Global Interrupts ************************************</pre>
0073 0074 0075 0076 0077 0078 0079 007A 007A 007B	0795 1803 0A96 3001 0796 287A 1017 0009	00216 00217 00218 00220 00221 00222 00223 00224 00225 00226 00227 00228 00229 00230 00231 00232 00231 00232 00233 00234 00235 00236	<pre>RET_FIE ; page ; ;***** ;*****; ;</pre>	ADDWF BTFSC INCF MOVLW ADDWF GOTO BCF RETFIE ******** Start pr ********	CCPR1L, F STATUS, C CCPR1H, F HIGH (EIGHT_1S CCPR1H, F RET_FIE CCP1CON, 0 CCP1CON, 0 STATUS, RP0 TMR1H	<pre>; ; ; ; ; On Compare match, CCP1 pin = H ; Return / Enable Global Interrupts ************************************</pre>
0073 0074 0075 0076 0077 0078 0079 007A 007A 007B	0795 1803 0A96 3001 0796 287A 1017 0009	00216 00217 00218 00220 00221 00222 00223 00224 00225 00226 00227 00228 00229 00230 00231 00232 00231 00232 00233 00234 00235 00236 00237	RET_FIE ; page ; ;*********** ;***** ; START	ADDWF BTFSC INCF MOVLW ADDWF GOTO BCF RETFIE	CCPR1L, F STATUS, C CCPR1H, F HIGH (EIGHT_1S CCPR1H, F RET_FIE CCP1CON, 0 CCP1CON, 0 STATUS, RP0	<pre>; ; ; ; ;); ; On Compare match, CCP1 pin = H ; Return / Enable Global Interrupts ************************************</pre>
0073 0074 0075 0076 0077 0078 0079 007A 007A 007B	0795 1803 0A96 3001 0796 287A 1017 0009	00216 00217 00218 00220 00221 00222 00223 00224 00225 00226 00227 00228 00229 00230 00231 00232 00231 00232 00233 00234 00235 00236 00237 00238	<pre>RET_FIE ; page ; ;**********************************</pre>	ADDWF BTFSC INCF MOVLW ADDWF GOTO BCF RETFIE ******** Start pr ********	CCPR1L, F STATUS, C CCPR1H, F HIGH (EIGHT_1S CCPR1H, F RET_FIE CCP1CON, 0 CCP1CON, 0 STATUS, RP0 TMR1H	<pre>; ; ; ; ;); ; ; in Compare match, CCP1 pin = H ; Return / Enable Global Interrupts ************************************</pre>
0073 0074 0075 0076 0077 0078 0079 007A 007A 007B	0795 1803 0A96 3001 0796 287A 1017 0009	00216 00217 00218 00220 00221 00222 00223 00224 00225 00226 00227 00228 00229 00230 00231 00232 00231 00232 00233 00234 00235 00236 00237 00238 00239	RET_FIE ; page ; ;*********** ;***** ; START	ADDWF BTFSC INCF MOVLW ADDWF GOTO BCF RETFIE ******** Start p: ********	CCPR1L, F STATUS, C CCPR1H, F HIGH (EIGHT_1S CCPR1H, F RET_FIE CCP1CON, 0 ************************************	<pre>; ; ; ; ;); ; i On Compare match, CCP1 pin = H ; Return / Enable Global Interrupts ************************************</pre>
0073 0074 0075 0076 0077 0078 0079 007A 007A 007A 007B	0795 1803 0A96 3001 0796 287A 1017 0009	00216 00217 00218 00220 00221 00222 00223 00224 00225 00226 00227 00228 00229 00230 00231 00231 00232 00233 00234 00235 00236 00237 00238 00239 00240	<pre>RET_FIE ; page ; ;**********************************</pre>	ADDWF BTFSC INCF MOVLW ADDWF GOTO BCF RETFIE ******** Start p: ******** BCF CLRF CLRF CLRF BCF	CCPR1L, F STATUS, C CCPR1H, F HIGH (EIGHT_1S CCPR1H, F RET_FIE CCP1CON, 0 CCP1CON, 0 STATUS, RP0 TMR1H TMR1L STATUS, RP0	<pre>; ; ; ; ;); ; i On Compare match, CCP1 pin = H ; Return / Enable Global Interrupts ************************************</pre>
0073 0074 0075 0076 0077 0078 0079 007A 007A 007A 007B 007C 007C 007C 007C 007C 007C 007F 007F	0795 1803 0A96 3001 0796 287A 1017 0009 1283 018F 018E 1283 018F	00216 00217 00218 00220 00221 00222 00223 00224 00225 00226 00227 00228 00229 00230 00231 00232 00231 00232 00233 00234 00235 00236 00237 00238 00239 00240 00241	<pre>RET_FIE ; page ; ;**********************************</pre>	ADDWF BTFSC INCF MOVLW ADDWF GOTO BCF RETFIE ******** Start p: ******** BCF CLRF CLRF BCF CLRF	CCPR1L, F STATUS, C CCPR1H, F HIGH (EIGHT_1S CCPR1H, F RET_FIE CCP1CON, 0 CCP1CON, 0 STATUS, RP0 TMR1H TMR1L STATUS, RP0 STATUS, RP0 STATUS, RP0	<pre>; ; ; ; ;); ; i On Compare match, CCP1 pin = H ; Return / Enable Global Interrupts ************************************</pre>
0073 0074 0075 0076 0077 0078 0079 007A 007A 007A 007B 007C 007C 007C 007C 007C 007C 007F 007F	0795 1803 0A96 3001 0796 287A 1017 0009 1283 018F 018E 1283 018F	00216 00217 00218 00220 00221 00222 00223 00224 00225 00226 00227 00228 00229 00230 00231 00232 00231 00232 00233 00234 00235 00236 00237 00238 00239 00240 00241 00242	<pre>RET_FIE ; page ; ;**********************************</pre>	ADDWF BTFSC INCF MOVLW ADDWF GOTO BCF RETFIE ******** Start p: ********* BCF CLRF CLRF CLRF CLRF CLRF	CCPR1L, F STATUS, C CCPR1H, F HIGH (EIGHT_1S CCPR1H, F RET_FIE CCP1CON, 0 CCP1CON, 0 STATUS, RP0 TMR1H TMR1L STATUS, RP0 STATUS, RP0 STATUS, RP0 STATUS, RP0	<pre>; ; ; ; ;); ; i On Compare match, CCP1 pin = H ; Return / Enable Global Interrupts ************************************</pre>
0073 0074 0075 0076 0077 0078 0079 007A 007A 007A 007B 007C 007C 007C 007C 007C 007C 007F 007F	0795 1803 0A96 3001 0796 287A 1017 0009 1283 018F 018E 1283 018F	00216 00217 00218 00220 00221 00222 00223 00224 00225 00226 00227 00228 00229 00230 00231 00231 00232 00233 00234 00235 00236 00237 00238 00239 00240 00241	<pre>RET_FIE ; page ; ;**********************************</pre>	ADDWF BTFSC INCF MOVLW ADDWF GOTO BCF RETFIE ******** Start p: ******** BCF CLRF CLRF BCF CLRF	CCPR1L, F STATUS, C CCPR1H, F HIGH (EIGHT_1S CCPR1H, F RET_FIE CCP1CON, 0 CCP1CON, 0 STATUS, RP0 TMR1H TMR1L STATUS, RP0 STATUS, RP0 STATUS, RP0	<pre>; ; ; ; ;); ; i On Compare match, CCP1 pin = H ; Return / Enable Global Interrupts ************************************</pre>
0073 0074 0075 0076 0077 0078 0079 007A 007A 007A 007B 007C 007C 007C 007C 007C 007C 007F 007F	0795 1803 0A96 3001 0796 287A 1017 0009 1283 018F 018E 1283 018F 018E	00216 00217 00218 00220 00221 00222 00223 00224 00225 00226 00227 00228 00229 00230 00231 00232 00231 00232 00233 00234 00235 00236 00237 00238 00239 00240 00241 00242	<pre>RET_FIE ; page ; ;**********************************</pre>	ADDWF BTFSC INCF MOVLW ADDWF GOTO BCF RETFIE ******** Start p: ********* BCF CLRF CLRF CLRF CLRF CLRF	CCPR1L, F STATUS, C CCPR1H, F HIGH (EIGHT_1S CCPR1H, F RET_FIE CCP1CON, 0 CCP1CON, 0 STATUS, RP0 TMR1H TMR1L STATUS, RP0 STATUS, RP0 STATUS, RP0 STATUS, RP0	<pre>; ; ; ; ;); ; i On Compare match, CCP1 pin = H ; Return / Enable Global Interrupts ************************************</pre>
0073 0074 0075 0076 0077 0078 0079 007A 007A 007A 007B 007F 007C 007C 007C 007C 007C 007C 007C	0795 1803 0A96 3001 0796 287A 1017 0009 1283 018F 018E 1283 018F 018E	00216 00217 00218 00220 00221 00222 00223 00224 00225 00226 00227 00228 00229 00230 00231 00231 00232 00233 00234 00235 00236 00237 00238 00237 00238 00239 00240 00241 00242 00243	<pre>RET_FIE ; page ; ;**********************************</pre>	ADDWF BTFSC INCF MOVLW ADDWF GOTO BCF RETFIE ******** Start p: ********* BCF CLRF CLRF CLRF CLRF CLRF CLRF	CCPR1L, F STATUS, C CCPR1H, F HIGH (EIGHT_1S CCPR1H, F RET_FIE CCP1CON, 0 CCP1CON, 0 STATUS, RP0 TMR1H TMR1L STATUS, RP0 STATUS, RP0 STATUS INTCON PIR1	<pre>; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; fon Compare match, CCP1 pin = H ; Return / Enable Global Interrupts ************************************</pre>
0073 0074 0075 0076 0077 0078 0079 007A 007A 007A 007B 007F 007C 007C 007C 007C 007C 007C 007C	0795 1803 0A96 3001 0796 287A 1017 0009 1283 018F 018E 1283 018B 018C 1683 3080	00216 00217 00218 00220 00221 00222 00223 00224 00225 00226 00227 00228 00229 00230 00231 00231 00232 00233 00234 00235 00236 00237 00238 00239 00240 00241 00242 00243 00244	<pre>RET_FIE ; page ; ;**********************************</pre>	ADDWF BTFSC INCF MOVLW ADDWF GOTO BCF RETFIE ******** Start p: ********* BCF CLRF CLRF CLRF CLRF CLRF CLRF BSF	CCPR1L, F STATUS, C CCPR1H, F HIGH (EIGHT_1S CCPR1H, F RET_FIE CCP1CON, 0 CCP1CON, 0 STATUS, RP0 TMR1H TMR1L STATUS, RP0 STATUS INTCON PIR1 STATUS, RP0	<pre>; ; ; ; ;); ; ; ; ; ; ; ; ; ; ; ; fon Compare match, CCP1 pin = H ; Return / Enable Global Interrupts ************************************</pre>
0073 0074 0075 0076 0077 0078 0077 007A 007A 007A 007B 007F 007C 007C 007C 007C 007C 007C 007C	0795 1803 0A96 3001 0796 287A 1017 0009 1283 018F 018E 1283 018B 018C 1683 3080	00216 00217 00218 00220 00221 00222 00223 00224 00225 00226 00227 00228 00229 00230 00231 00232 00233 00234 00235 00236 00237 00238 00239 00240 00241 00242 00241 00242	<pre>RET_FIE ; page ; ;**********************************</pre>	ADDWF BTFSC INCF MOVLW ADDWF GOTO BCF RETFIE ********* Start p: ********* BCF CLRF CLRF CLRF CLRF CLRF CLRF CLRF CL	CCPRIL, F STATUS, C CCPRIH, F HIGH (EIGHT_1S CCPRIH, F RET_FIE CCPICON, 0 ************************************	<pre>; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;</pre>

0087	30FF	00248	MOVLW	0xFF	;
0088	009F	00249	MOVWF	ADCON1	; Port A is Digital.
		00250 ;			
		00251 ;			
0089	1283	00252	BCF	STATUS, RPO	; Bank 0
A800	0185	00253	CLRF	PORTA	; ALL PORT output should output Low.
008B		00254	CLRF	PORTB	
008C		00255	CLRF	PORTC	
008D		00256	CLRF	PORTD	
008D 008E			CLRF		
		00257		PORTE	
008F	1010	00258	BCF	TICON, TMRION	; Timer 1 is NOT incrementing
		00259 ;			
0090		00260	BSF	STATUS, RPO	; Select Bank 1
0091	0185	00261	CLRF	TRISA	; RA5 - 0 outputs
0092	30FF	00262	MOVLW	OxFF	i
0093	0086	00263	MOVWF	TRISB	; RB Port are inputs
0094	0187	00264	CLRF	TRISC	; RC Port are outputs
0095	0188	00265	CLRF	TRISD	; RD Port are outputs
0096	0189	00266	CLRF	TRISE	; RE Port are outputs
0097	150C	00267	BSF	PIE1, CCP1IE	; Enable CCP1 Interrupt
0098	1283	00268	BCF	STATUS, RPO	; Select Bank 0
		00269 ;			
		00270 page			
		00270 page			
		00272 ;	.1		
			e the Sp	ecial Function H	Registers (SFR) interrupts
		00274 ;			
0099	018C	00275	CLRF	PIR1	;
009A	0190	00276	CLRF	T1CON	; Timer mode
009B	170B	00277	BSF	INTCON, PEIE	; Enable Peripheral Interrupts
009C	178B	00278	BSF	INTCON, GIE	; Enable all Interrupts
		00279 ;			
		00280 ; Set-up ti	mer and	compare latches	and then turn timer1 on.
		00281 ;			
009D	1010	00282	BCF	T1CON, TMR1ON	; Turn OFF timer1
009E		00283	MOVLW	CCPREG_HI	; TMR1 = CCPR1H:CCPR1L - 1
009F		00284	MOVWF	TMR1H	;
00A0		00285	MOVLW	CCPREG_LO	;
00A0		00286	MOVE	TMR1L	;
00A1		00287	DECF	TMR1L, F	;
00A3		00288	BTFSC	STATUS, C	;
00A4		00289	DECF	TMR1H, F	
00A5		00290	MOVLW	0x08	; On match CCP1 = H level
00A6		00291	MOVWF	CCP1CON	;
00A7	3009	00292	MOVLW	0x09	;
00A8	00B1	00293	MOVWF	DATA_CNT	; 8-bits to transfer
00A9	01B2	00294	CLRF	ONES_CNT	; Result after xmit holds the number
00AA	30FF	00295	MOVLW	0xFF	; of 1's in a byte
00AB	00B3	00296	MOVWF	CCP1_INT_CNT	; No CCP1 transmit interrups yet
00AC	1410	00297	BSF	T1CON, TMR1ON	; Turn ON timer1
		00298 ;		,	
		00299 ;			
			segment	ic an infinite	loop that will always transmit the data
			-		ter. After each byte is transmitted a
					-
		_			STER (in stand alone mode), this is
				_	ated after a break (at NOP). If in a
			OKTB 15	reaa. All other	variables are reinitalized after each
		00305 ; byte.			
00AD		00306 NEXT_BYTE			
		00307 ;			
00AD	0831	00308 WAIT	MOVF	DATA_CNT, w	;
00AE	1D03	00309	BTFSS	STATUS, Z	; Is DATA_CNT = 0 ?
00AF	28AD	00310	GOTO	WAIT	; NO, must wait until YES
00B0		00311	NOP		;
			(Debug)	
00B1	1005	00313	bcf	PORTA, 0	; Turn off strobe

	00314	endif	;	
	00315	enall	,	
	00316	if (PICMaster)		
00B2 0840	00317	MOVF DUMMY_PB, W	;	
	00318	else		
	00319	MOVF PORTB, W	;	
	00320	endif		
00B3 00B0	00321	MOVWF XMIT_DATA	; New data to transmit	
00B4 30FF	00322	MOVLW 0xFF	;	
00B5 00B3	00323	MOVWF CCP1_INT_CNT	;	
00B6 3009	00324	MOVLW 0x09	;	
00B7 00B1	00325	MOVWF DATA_CNT	;	
00B8 01B2	00326	CLRF ONES_CNT	;	
00B9 28AD	00327	GOTO NEXT_BYTE	;	
	00328 ;			
	00329 ;			
	00330 ; Here	is where you do things dep	ending on the type of RESET (Not a	
	00331 ; Power			
00BA 1E03	00332 OTHER_H			
00BB 2808	00333 WDT_TI		; YES, This is error condition	
	00334	if (Debug_PU)		
00BC 287C	00335	goto START	; MCLR reset, Goto START	
	00336	else		
	00337	GOTO MCLR_RESET	; MCLR reset, Goto MCLR_RESET	
	00338	endif		
	00339 ;			
0.055 0.000	00340	if (Debug)		
00BD 0000	00341 END_ST		; END label for debug	
	00342	endif		
	00343 ;			
07FF	00344 ; 00345 org		. End of Drogram Momorry	
07FF 2808	00345 org 00346	g PMEM_END GOTO ERROR1	; End of Program Memory ; If you get here your program was lost	
07FF 2000	00340	GOIO ERRORI	, il you get here your program was lost	
	00348 end	4		
0000 : XXXXXXX			** ****	
0000 : xxxxxxxxxxxxxx xxxxxxxxxxxxxxxx xxxxxx				
0040 : XXXXXXXXXXXXXX XXXXXXXXXXXXXXXXXX				
0700			21 21	
All other memo	ry blocks unuse	ed.		
Program Memory	Words Used.	191		
Program Memory				
Errors :	0			
Warnings :	0 reported,	0 suppressed		
	0 reported,	10 suppressed		
	e reported,	TO Sappropola		

APPENDIX D:

```
nolist
;
 This is the custom Header File for the real time clock application note
;
   PROGRAM:CLOCK.H
;
;
   Revision:7-13-94
; This is used for the ASSEMBLER to recalculate certain frequency
; dependant variables. The value of Dev_Freq must be changed to
; reflect the frequency that the device actually operates at.
;
           EQU D'10000000'; Device Frequency is 10 MHz
Dev_Freq
PULSE_TIME EQU (( Dev_Freq / D'4000' ) * D'188' / D'10000' )
T_ZERO_BIT EQU (( Dev_Freq / D'4000' ) * D'188' / D'10000' )
T_ONE_BIT
          EQU (( Dev_Freq / D'4000' ) * D'376' / D'10000' )
;
           EQU ((( Dev_Freq / D'4000' ) * (D'6000' - (D'16' * D'188'))) / D'10000' )
ZERO 1S
          EQU ( ( Dev_Freq / D'4000' ) * (D'6000' - (3 * D'188' + D'14' * D'188')) / D'10000')
ONE_1S
           EQU ( ( Dev_Freq / D'4000' ) * (D'6000' - (6 * D'188' + D'12' * D'188')) / D'10000')
TWO 1S
           EQU ( ( Dev_Freq / D'4000' ) * (D'6000' - (D'9' * D'188' + D'10' * D'188')) / D'10000')
THREE_1S
          EQU ( ( Dev_Freq / D'4000' ) * (D'6000' - (D'12' * D'188' + 8 * D'188')) / D'10000')
FOUR_1S
           EQU ( ( Dev_Freq / D'4000' ) * (D'6000' - (D'15' * D'188' + 6 * D'188')) / D'10000')
FIVE 1S
           EQU ( ( Dev_Freq / D'4000' ) * (D'6000' - (D'18' * D'188' + 4 * D'188')) / D'10000')
SIX_1S
SEVEN_1S
           EQU ( ( Dev_Freq / D'4000' ) * (D'6000' - (D'21' * D'188' + 2 * D'188')) / D'10000')
           EQU ( ( Dev_Freq / D'4000' ) * (D'6000' - (D'24' * D'188') ) / D'10000' )
EIGHT_1S
DB_HI_BYTE EQU (HIGH ((( Dev_Freq / 4 ) * 1 / D'1000' ) / 3 ) ) + 1
LCD_INIT_DELAY EQU (HIGH ((( Dev_Freq / 4 ) * D'46' / D'10000' ) / 3 ) ) + 1
INNER_CNTR EQU 40
                                ; RAM Location
OUTER_CNTR EQU 41
                                ; RAM Location
;
T10S0
          EQU 0
                                ; The RCO / T1OSO / T1CKI
;
RESET_V
           EQU 0x0000
                                ; Address of RESET Vector
           EQU 0x0004
                                ; Address of Interrupt Vector
TSR V
PMEM_END
          EQU 0x07FF
                               ; Last address in Program Memory
TABLE_ADDR EQU 0x0400
                                ; Address where to start Tables
;
                      0 \times 021
COUNTER
              EOU
                                ;
XMIT_DATA
              EQU
                      0 \times 30
DATA_CNT
               EOU
                      0x31
ONES_CNT
              EQU
                      0x32
CCP1_INT_CNT
                      0x33
              EQU
              EQU
                      0x40
DUMMY PB
CCPREG_HI
               EQU
                      0x41
CCPREG_LO
                      0x42
               EOU
;
```

list

APPENDIX E:

```
MPASM 01.40 Released
                           CAPT_2.ASM 1-16-1997 17:34:47
                                                               PAGE 1
LOC OBJECT CODE
                  LINE SOURCE TEXT
 VALUE
              00001
                          LIST
                                P = 16C74, n = 66
              00002
                          ERRORLEVEL -302
              00003;
              00005;
              00006 ; This program implements a real time clock using the TMR1 module of the
              00007 ; PIC16CXXX family.
              00008;
              00009;
                          Program = CAPT_2.ASM
              00010 ;
                          Revision Date:
                                        7-19-94
              00011 ;
                                         1-16-97
                                                    Compatibility with MPASMWIN 1.40
              00012 ;
              00013 ;
              00015 ;
              00016 ;
              00017 ; HARDWARE SETUP
              00018 ;
              00019 ;
                              CCP2 Compare Output
              00020 ;
                              CCP1 Capture Input
              00021 ;
                              CCP2 ---> CCP1
              00022 ;
              00023;
              00024
                              INCLUDE <pl6c74.inc>
              00001
                          LIST
              00002 ; P16C74.INC Standard Header File, Ver. 1.00 Microchip Technology, Inc.
              00318
                         LIST
              00025
 00000000
              00026 FALSE
                                  EOU
                                         0
 0000001
              00027 TRUE
                                 EOU
                                         1
              00028
              00029
                             INCLUDE <CAPT.h>
              00052
                         list
              00030 ;
              00031 ;
              00032 PICMaster
 00000001
                                         TRUE
                                 EOU
                                                    ; A Debugging Flag
 0000001
              00033 Debug
                                 EQU
                                         TRUE
                                                    ; A Debugging Flag
 00000001
              00034 Debug_PU
                                  EQU
                                         TRUE
                                                    ; A Debugging Flag
              00035 ;
              00036 ;
              00037 ; Reset address. Determine type of RESET
              00038;
0000
              00039
                              RESET_V
                                                      ; RESET vector location
                          org
0000 1683
              00040 RESET
                              BSF STATUS, RPO
                                                      ; Bank 1
0001 188E
              00041
                              BTFSC PCON,NOT_POR
                                                      ; Power-up reset?
0002 282F
              00042
                              GOTO
                                     START
                                                       ; YES
0003 2861
              00043
                              GOTO
                                     OTHER_RESET
                                                       ; NO, a WDT or MCLR reset
              00044 ;
              00045\ ; This is the Periperal Interrupt routine. Need to determine the type
              00046 ; of interrupt that occurred. The following interrupts are enabled:
              00047 ; 1. CCP1 Capture Occurred
              00048 ;
                       2. CCP2 Compare Occurred
              00049 ;
              00050
                       page
```

0004	00051 org ISR_V ; Interrupt vector location
0004	00052 PER_INT_V
0004 1283	00053 BCF STATUS, RP0 ; Bank 0
0005 190C	00054 BTFSC PIR1, CCP1IF ; CCP1 Interrupt occurred? (Capture)
0006 281D	00055 GOTO CAPTURE ; YES, Service the CCP1 Interrupt
0007 180D	00056 BTFSC PIR2, CCP2IF ; CCP2 Interrupt occurred? (Compare)
0008 2811	00057 GOTO COMPARE ; YES, Service the CCP2 Interrupt
0009 180C	00058 BTFSC PIR1, TMR1IF ; NO, Timer 1 Overflow?
000A 282D	00059 GOTO TIOVFL ; YES,
000B	00060 ERROR1 ; NO, Error Condition-Unknown Interrupt
000B 1488	00061 BSF PORTD, 1 ; Toggle a PORT pin
000C 1088	00062 BCF PORTD, 1
000D 280B	00063 GOTO ERROR1
	00064 ;
000E	00065 ERROR2 ; NO, Error Condition-Unknown Interrupt
000E 1508	00066 BSF PORTD, 2 ; Toggle a PORT pin
000F 1108	00067 BCF PORTD, 2
0010 280E	00068 GOTO ERROR2
	00069 ;
	00070 ; The Compare generates a Square wave based on the value on PORTB (in
	00071 ; DUMMY_PB) and on PORTD (in DUMMY_PD). PORTB is loaded into low compare
	00072 ; latch and PORTD is loaded into the high compare latch. If the value of
	00073 ; the ports is not changed, a capture overflow condition will occur when
	00074 ; PORTD:PORTB > 7Fh. This overflow is only indicated by the time between
	00075 ; captures being much less then expected.
0011	00076 COMPARE
0011 100D	00077 BCF PIR2, CCP2IF ; Clear CCP2 Interrupt Flag
	00078 if (PICMaster)
0012 0851	00079 MOVF DUMMY_PB, W ;
	00080 else
	00081 MOVF PORTB, W ;
0010 0000	00082 endif
0013 079B	00083 ADDWF CCPR2L, F ; Update Compare register pair latch 00084 DEFEGG CEPR2L, F ; Update Compare register pair latch
0014 1803 0015 0A9C	00084 BTFSC STATUS, C ; 00085 INCF CCPR2H, F ;
UUIS UA9C	00085 INCF CCPR2H, F ; 00086 if (PICMaster)
0016 0853	00086 II (PICMASCEP) 00087 MOVF DUMMY_PD, W ;
0010 0055	00088 else
	00089 MOVF PORTD, W ;
	00090 endif
0017 079C	00091 ADDWF CCPR2H, F ;
0018 0AB3	00092 INCF CCP2_INT_CNT, F ;
0019 141D	00093 BSF CCP2CON, 0 ; On Compare match, CCP2 pin = L
001A 1C33	00094 BTFSS CCP2_INT_CNT, 0 ;
001B 101D	00095 BCF CCP2CON, 0 ; On Compare match, CCP2 pin = H
001C	00096 END_COMPARE
001C 0009	00097 RETFIE ; Return / Enable Global Interrupts
	00098
	00099 ;
	00100 ; The result of the new capture minus the old capture is stored in the
	00101 ; new capture registers (CAPT_NEW_H:CAPT_NEW_L)
	00102 ;
001D	00103 CAPTURE
001D 110C	00104 BCF PIR1, CCP1IF ; Clear CCP1 Interrupt Flag
001E 0815	00105 MOVF CCPR1L, W ; New capture value (low byte)
001F 00C1	00106 MOVWF CAPT_NEW_L ;
0020 0816	00107 MOVF CCPR1H, W ; New capture value (high byte)
0021 00C0	00108 MOVWF CAPT_NEW_H ;
	00109 ;
0022 0843	00110 MOVF CAPT_OLD_L, W ;
0023 02C1	00111 SUBWF CAPT_NEW_L, F ; Subtract the low bytes of the 2 captures
0024 1003	00112 BTFSS STATUS, C ; Did a borrow occur?
0025 03C0	00113 DECF CAPT_NEW_H, F ; YES, Decrement old capture (high byte)
0026 0842	00114 MOVF CAPT_OLD_H, W ; New capture value (low byte)
0027 02C0 0028 0815	00115 SUBWF CAPT_NEW_H, F ; Subtract the low bytes of the 2 captures 00116 LOAD_OLD MOVF CCPR1L, W ; New capture value (low byte)
0020 0010	WILL HORD_UND MOVE COFKIN, W / New Capture Value (10w Dyte)

0020 0022	00117 MOTUR		
0029 00C3 002A 0816	00117 MOVWF 00118 MOVF	CAPT_OLD_L CCPR1H, W	; ; New capture value (high byte)
002B 00C2	00118 MOVF 00119 MOVWF	CAPT_OLD_H	; New capture value (high byte)
002B 00C2	00120 END_CAPTURE	CAFI_OUD_II	,
002C 0009	00120 END_ONFICKE 00121 RETFIE		
0020 0000	00122 ;		
	00123 ;		
002D	00124 T10VFL		
002D 100C	00125 BCF	PIR1, TMR1IF	; Clear T1 Overflow Interrupt Flag
002E 0009	00126 RETFIE		; Return / Enable Global Interrupts
	00127 ;		_
	00128 ;		
	00129 ;**********	* * * * * * * * * * * * * * * * * * *	*****************
	00130 ;*****	Start program her	re, Power-On Reset occurred.
	00131 ;*********	* * * * * * * * * * * * * * * * * *	****************
	00132 ;		
002F	00133 START		; POWER_ON Reset (Beginning of program)
002F 1283	00134 BCF	STATUS, RPO	; Bank 0
0030 018F	00135 CLRF	TMR1H	;
0031 018E	00136 CLRF	TMR1L	;
	00137 ;		
0032	00138 MCLR_RESET		; A Master Clear Reset
0032 1283	00139 BCF	STATUS, RPO	; Bank 0
0033 0183	00140 CLRF	STATUS	; Do initialization (Bank 0)
0034 018B	00141 CLRF	INTCON DID1	
0035 018C 0036 1683	00142 CLRF 00143 BSF	PIR1 STATUS, RPO	; Bank 1
0037 3000	00143 BSF 00144 MOVLW	0x00	; The LCD module does not like to work w/
0038 0081	00145 MOVWF	OPTION_REG	; weak pull-ups
0039 018C	00146 CLRF	PIE1	; Disable all peripheral interrupts
003A 018D	00147 CLRF	PIE2	; Disable all peripheral interrupts
003B 30FF	00148 MOVLW	OxFF	;
003C 009F	00149 MOVWF	ADCON1	; Port A is Digital.
	00150 ;		
	00151 ;		
003D 1283	00152 BCF	STATUS, RPO	; Bank 0
003E 0185	00153 CLRF	PORTA	; ALL PORT output should output Low.
003F 0186	00154 CLRF	PORTB	
0040 0187	00155 CLRF	PORTC	
0041 0188	00156 CLRF	PORTD	
0042 0189	00157 CLRF	PORTE	
0043 1010	00158 BCF	T1CON, TMR1ON	; Timer 1 is NOT incrementing
0011 1602	00159 ; 00160 BSF		· Cologt Donk 1
0044 1683 0045 0185	00160 BSF 00161 CLRF	STATUS, RPO TRISA	; Select Bank 1 ; RA5 - 0 outputs
0045 0185 0046 30FF	00162 MOVLW	0xFF	;
0047 0086	00163 MOVWF	TRISB	, ; RB7 - 0 inputs
0048 0187	00164 CLRF	TRISC	; RC Port are outputs
0049 1507	00165 BSF	TRISC, 2	; CCP1 is an INPUT
004A 0088	00166 MOVWF	TRISD	; RD Port are inputs
004B 0189	00167 CLRF	TRISE	; RE Port are outputs
004C 150C	00168 BSF	PIE1, CCP1IE	; Enable CCP1 Interrupt
004D 140D	00169 BSF	PIE2, CCP2IE	; Enable CCP2 Interrupt
004E 1283	00170 BCF	STATUS, RPO	; Select Bank 0
	00171 ;		
	00172 ;		
		the Special Func	tion Registers (SFR) interrupts
	00174 ;		
004F 018C	00175 CLRF	PIR1	;
0050 018D	00176 CLRF	PIR2	; , mimor mode
0051 0190	00177 CLRF	T1CON DELE	; Timer mode : Enchle Derinherel Interrupte
0052 170B	00178 BSF	INTCON, PEIE INTCON, GIE	; Enable Peripheral Interrupts
0053 178B	00179 BSF 00180 ;	THICON, GIR	; Enable all Interrupts
		er and compare la	atches and then turn timerl on.
	00182 ;	and compare it	

0054 1010	00183 BCF T1CON, T	IMR1ON ; Turn OFF timer1		
	00184 if (PICMaster)			
0055 0851	00185 MOVF DUMMY_PE	3, W ;		
	00186 else			
	00187 MOVF PORTB, W	λ ;		
	00188 endif			
0056 079B	00189 ADDWF CCPR2L, F			
0057 1803	00190 BTFSC STATUS, C			
0058 0A9C	00191 INCF CCPR2H, H	;		
	00192 if (PICMaster)			
0059 08D3	00193 MOVF DUMMY_PD,	, F ;		
	00194 else			
	00195 MOVF PORTD, W	i		
	00196 endif			
005A 079C	00197 ADDWF CCPR2H, H			
005B 3008	00198 MOVLW 0x08	; On match CCP2 = H level		
005C 009D	00199 MOVWF CCP2CON	;		
005D 3005	00200 MOVLW 0x05	; Capture on every rising edge		
005E 0097	00201 MOVWF CCP1CON	;		
005F 1410	00202 BSF T1CON, TM	IRION ; Turn ON timer1		
	00203 ;			
	00204 ;			
	00205 ;			
0060 2860	00206 lzz goto lzz	; Loop waiting for interrupts (for use		
	00207	; with PICMASTER)		
	00208 ;			
	00209 ; Here is where you do	o things depending on the type of RESET (Not a		
	00210 ; Power-On Reset).			
0061 1E03	—	STATUS,NOT_TO ; WDT Time-out?		
0062 280B		ERROR1 ; YES, This is error condition		
	00213 if (Debug_PU)			
0063 282F	00214 goto START	; MCLR reset, Goto START		
	00215 else			
	00216 GOTO MCLR_RESE	ET ; MCLR reset, Goto MCLR_RESET		
	00217 endif			
	00218 ;			
	00219 if (Debug)			
0064 0000	00220 END_START NOP	; END lable for debug		
	00221 endif			
	00222 ;			
	00223 ;			
07FF	00224 org PMEM_END	; End of Program Memory		
07FF 280B		RROR1 ; If you get here your program was lost		
	00226			
	00227 end			
		XXXXXXXXXXXX XXXXXXXXXXXXXXXXXXXXXXXXX		
		XXX		
07C0 :		Х		
N 11				
All other memo	ry blocks unused.			
_				
Program Memory				
Program Memory Words Free: 3994				
Errors : 0				
Warnings: 0 reported, 0 suppressed				
Meddaued :	0 reported 13 suppressed			

Messages : 0 reported, 13 suppressed

APPENDIX F:

```
nolist
;
; This is the custom Header File for the real time clock application note
;
  PROGRAM: CLOCK.H
;
   Revision:7-19-94
;
; This is used for the ASSEMBLER to recalculate certain frequency
; dependant variables. The value of Dev_Freq must be changed to
; reflect the frequency that the device actually operates at.
;
                      D'4000000'; Device Frequency is 4 MHz
Dev_Freq
              EOU
DB_HI_BYTE
              EQU
                      (HIGH ((( Dev_Freq / 4 ) * 1 / D'1000' ) / 3 ) ) + 1
                      (HIGH ((( Dev_Freq / 4 ) * D'46' / D'10000' ) / 3 ) ) + 1
LCD_INIT_DELAY EQU
INNER_CNTR
              EQU
                      40
                                     ; RAM Location
OUTER_CNTR
                                     ; RAM Location
              EOU
                      41
;
Tloso
                      0
                                     ; The RCO / T1OSO / T1CKI
              EOU
;
RESET_V
              EQU
                      0 \times 000 \times 0
                                    ; Address of RESET Vector
                      0x0004
ISR_V
              EOU
                                     ; Address of Interrupt Vector
PMEM_END
                      0 \times 07 FF
                                     ; Last address in Program Memory
              EQU
TABLE_ADDR
              EQU
                      0x0400
                                     ; Address where to start Tables
COUNTER
              EQU
                      0x021
                                      :
CCP2_INT_CNT
              EQU
                      0x33
;
; DUMMY_PD:DUMMY_PB contain the value to be loaded into the CCP2 compare registers
; (CCPR2H:CCPR2L)
;
DUMMY_PA
              EOU
                      0x50
                      0x51
DUMMY_PB
              EQU
DUMMY_PC
              EQU
                      0x52
DUMMY_PD
              EQU
                      0x53
                      0 \times 54
DUMMY_PE
              EOU
;
; CAPT_NEW_H:CAPT_NEW_L stores the NEW captured value and the result of the
; subtraction between this capture and the previous.
   CAPT_NEW_H:CAPT_NEW_L = CAPT_NEW_H:CAPT_NEW_L - CAPT_OLD_H:CAPT_OLD_L
;
; After all computations the new capture value is moved to the CAPT_OLD_H:CAPT_OLD_L
; in preperation for the next capture value.
CAPT_NEW_H
              EQU
                     0x040
                                     ;
                    0x041
CAPT_NEW_L
              EQU
                                    ;
CAPT_OLD_H
              EQU
                     0x042
                                     ;
                     0x043
CAPT_OLD_L
                                     ;
              EOU
;
   list
```

Note the following details of the code protection feature on PICmicro[®] MCUs.

- The PICmicro family meets the specifications contained in the Microchip Data Sheet.
- Microchip believes that its family of PICmicro microcontrollers is one of the most secure products of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the PICmicro microcontroller in a manner outside the operating specifications contained in the data sheet. The person doing so may be engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
 mean that we are guaranteeing the product as "unbreakable".
- Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our product.

If you have any further questions about this matter, please contact the local sales office nearest to you.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks


The Microchip name and logo, the Microchip logo, FilterLab, KEELOQ, microID, MPLAB, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

dsPIC, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, MXDEV, PICC, PICDEM, PICDEM.net, rfPIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2002, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.





Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELoo® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Rocky Mountain

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-7456

Atlanta

500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Detroit Tri-Atria Office Building

32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260 Kokomo

2767 S. Albright Road

Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387 Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612

Tel: 949-263-1888 Fax: 949-263-1338 New York

150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335 San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Suite 22, 41 Rawson Street Epping 2121, NSW Australia

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing

Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104

China - Chengdu

Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-6766200 Fax: 86-28-6766599

China - Fuzhou

Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521 China - Shanghai

Microchip Technology Consulting (Shanghai) Co., Ltd. Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1315, 13/F, Shenzhen Kerry Centre, Renminnan Lu Shenzhen 518001, China Tel: 86-755-2350361 Fax: 86-755-2366086 Hong Kong Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza

223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

India

Microchip Technology Inc. India Liaison Office **Divvasree Chambers** 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934 Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-334-8870 Fax: 65-334-8850 Taiwan Microchip Technology Taiwan 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Denmark

Microchip Technology Nordic ApS **Regus Business Centre** Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910 France Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany Microchip Technology GmbH

Gustav-Heinemann Ring 125 D-81739 Munich, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44 Italy

Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883

United Kinadom

Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

01/18/02