National Semiconductor

LF351 Wide Bandwidth JFET Input Operational Amplifier

General Description

The LF351 is a low cost high speed JFET input operational amplifier with an internally trimmed input offset voltage (BI-FET II™ technology). The device requires a low supply current and yet maintains a large gain bandwidth product and a fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. The LF351 is pin compatible with the standard LM741 and uses the same offset voltage adjustment circuitry. This feature allows designers to immediately upgrade the overall performance of existing LM741 designs.


The LF351 may be used in applications such as high speed integrators, fast D/A converters, sample-and-hold circuits and many other circuits requiring low input offset voltage, low input bias current, high input impedance, high slew rate and wide bandwidth. The device has low noise and offset voltage drift, but for applications where these requirements are critical, the LF356 is recommended. If maximum supply

current is important, however, the LF351 is the better choice.

Features

- 10 mV Internally trimmed offset voltage Low input bias current 50 pA Low input noise voltage 25 nV/√Hz $0.01 \text{ pA}/\sqrt{\text{Hz}}$ Low input noise current ■ Wide gain bandwidth 4 MHz High slew rate 13 V/μs 1.8 mA Low supply current ■ High input impedance $10^{12}\Omega$ <0.02%
- Low total harmonic distortion $A_V = 10$, $R_{I} = 10k, V_{O} = 20 V_{P-P}, BW = 20 H_{Z} - 20 kH_{Z}$
- Low 1/f noise corner ■ Fast settling time to 0.01%

Simplified Schematic



©1995 National Semiconductor Corporation TL/H/5648 RRD-B30M125/Printed in U. S. A.

LF351 Wide Bandwidth JFET Input Operational Amplifier

50 Hz

2 µs

December 1995

Absolute Maximum Ra If Military/Aerospace specified de please contact the National Se Office/Distributors for availability a	evices are required, emiconductor Sales	θ _{jA} N Package M Package	120°C/W TBD		
Supply Voltage	\pm 18V	Soldering Information			
Power Dissipation (Notes 1 and 6)	670 mW	Dual-In-Line Package			
Operating Temperature Range	0°C to +70°C	Soldering (10 sec.) Small Outline Package	260°C		
T _{i(MAX)}	115°C	Vapor Phase (60 sec.)	215°C		
Differential Input Voltage	$\pm 30V$	Infrared (15 sec.)	220°C		
Input Voltage Range (Note 2)	±15V	See AN-450 "Surface Mounting Methods and Their Effect			
Output Short Circuit Duration	Continuous	on Product Reliability" for other methods of soldering sur-			
Storage Temperature Range	-65°C to +150°C	face mount devices.			
Lead Temp. (Soldering, 10 sec.)		ESD rating to be determined.			
Metal Can	300°C				
DIP	260°C				

DC Electrical Characteristics (Note 3)

Symbol	Parameter	Conditions	LF351			Units
			Min	Тур	Мах	Units
V _{OS}	Input Offset Voltage	$R_S = 10 \text{ k}\Omega, T_A = 25^{\circ}C$ Over Temperature		5	10 13	mV mV
$\Delta V_{OS} / \Delta T$	Average TC of Input Offset Voltage	$R_S = 10 k\Omega$		10		μV/°C
I _{OS}	Input Offset Current	$\begin{array}{l} T_{j}=25^{\circ}C\text{, (Notes 3, 4)}\\ T_{j}\leq70^{\circ}C \end{array}$		25	100 4	pA nA
IB	Input Bias Current	$\begin{array}{l} T_{j}=25^{\circ}C\text{, (Notes 3, 4)}\\ T_{j}\leq\pm70^{\circ}C \end{array}$		50	200 8	pA nA
R _{IN}	Input Resistance	T _j =25°C		10 ¹²		Ω
A _{VOL}	Large Signal Voltage Gain	$V_S = \pm 15V$, $T_A = 25^{\circ}C$ $V_O = \pm 10V$, $R_L = 2 k\Omega$ Over Temperature	25 15	100		V/mV V/mV
Vo	Output Voltage Swing	$V_{S} = \pm 15V, R_{L} = 10 \text{ k}\Omega$	±12	±13.5		V
V _{CM}	Input Common-Mode Voltage Range	$V_S = \pm 15V$	±11	+ 15 - 12		v v
CMRR	Common-Mode Rejection Ratio	$R_{S} \le 10 \ k\Omega$	70	100		dB
PSRR	Supply Voltage Rejection Ratio	(Note 5)	70	100		dB
IS	Supply Current			1.8	3.4	mA

AC Electrical Characteristics (Note 3)						
Symbol	Parameter	Conditions	LF351			Units
Symbol			Min	Тур	Max	Onits
SR	Slew Rate	$V_{S} = \pm 15V, T_{A} = 25^{\circ}C$		13		V/µs
GBW	Gain Bandwidth Product	$V_{S} = \pm 15V, T_{A} = 25^{\circ}C$		4		MHz
e _n	Equivalent Input Noise Voltage	$T_A = 25^{\circ}C, R_S = 100\Omega,$ f = 1000 Hz		25		nV/√Hz
i _n	Equivalent Input Noise Current	T _j =25°C, f=1000 Hz		0.01		pA/√Hz

Note 1: For operating at elevated temperature, the device must be derated based on the thermal resistance, θ_{JA} .


Note 2: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.


Note 3: These specifications apply for V_S= $\pm\,15V$ and 0°C $\leq\,T_A\leq\,+\,70^\circ$ C. V_OS, I_B and I_OS are measured at V_CM=0.


Note 4: The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature, T_j. Due to the limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, P_D. $T_j = T_A + \theta_{jA} P_D$ where θ_{jA} is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.

Note 5: Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice. From ± 15V to ± 5V.

Note 6: Max. Power Dissipation is defined by the package characteristics. Operating the part near the Max. Power Dissipation may cause the part to operate outside guaranteed limits.







Application Hints (Continued)

common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output; however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

The amplifier will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3V of the negative supply, an increase in input offset voltage may occur.

The LF351 is biased by a zener reference which allows normal circuit operation on $\pm 4V$ power supplies. Supply voltages less than these may result in lower gain bandwidth and slew rate.

The LF351 will drive a 2 k Ω load resistance to \pm 10V over the full temperature range of 0°C to +70°C. If the amplifier is forced to drive heavier load currents, however, an increase in input offset voltage may occur on the negative voltage swing and finally reach an active current limit on both positive and negative swings.


Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.


As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.


A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.

Vcc O 013 012 08 Q14 011 015 R5 J1 Q7 06 С_С 10 рF R3 R4 20k 010 Q17 09 01 ۵5 **a**3 201 Q18 ADJUST O 019 R1 R9 03 R2 V_{OS} Adjust -VFF C TL/H/5648-9

Detailed Schematic







into the body, or (b) support or sustain life, and whose

failure to perform, when properly used in accordance

with instructions for use provided in the labeling, can

be reasonably expected to result in a significant injury

to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

8 7

OPTION 2

NOSE (REV F)

 $\frac{0.032 \pm 0.005}{(0.813 \pm 0.127)}$

PIN NO. 1 IDENT

0.020

(0.508)MIN

RAD

0.145-0.200

(3.683-5.080)

 $\frac{0.250 \pm 0.005}{(6.35 \pm 0.127)}$

¥

0.039

(0.991)

 $\frac{0.018 \pm 0.003}{(0.457 \pm 0.076)}$

90°±4° Typ

 0.100 ± 0.010

0.060 (1.524) 0.130 ± 0.005

(3.302±0.127) 0.125-0.140 (3.175-3.556)

National Semiconductor Corporation National Semiconductor Europe 111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018 National Semiconductor Europe Fax: (+49) 0-180-530 85 86 Email: criwge@elevm2.nsc.com Fax: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 18 80	National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tei: (852) 2737-1600 Fax: (852) 2736-9960	National Semiconductor Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408
---	--	--

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.