


IRLS3036-7PPbF

HEXFET® Power MOSFET

Applications


- DC Motor Drive
- High Efficiency Synchronous Rectification in SMPS
- Uninterruptible Power Supply
- High Speed Power Switching
- Hard Switched and High Frequency Circuits



V _{DSS}	60V
R _{DS(on)} typ.	1.5m Ω
max.	$1.9 \mathrm{m}\Omega$
I _{D (Silicon Limited)}	300A ①
I _{D (Package Limited}	d) 240A

Benefits

- Optimized for Logic Level Drive
- Very Low R_{DS(ON)} at 4.5V V_{GS}
- Superior R*Q at 4.5V V_{GS}
- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dl/dt Capability
- Lead-Free



G	D	S
Gate	Drain	Source

Absolute Maximum Ratings

Symbol	Parameter	Max.	Units			
$I_D @ T_C = 25^{\circ}C$	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	300 ①				
$I_D @ T_C = 100^{\circ}C$	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	210	Α			
$I_D @ T_C = 25^{\circ}C$	Continuous Drain Current, V _{GS} @ 10V (Package Limited) 240					
I_{DM}	Pulsed Drain Current ②	1000				
$P_D @ T_C = 25^{\circ}C$	Maximum Power Dissipation	380	W			
	Linear Derating Factor	2.5	W/°C			
V_{GS}	Gate-to-Source Voltage	± 16	V			
dv/dt	Peak Diode Recovery ④	8.1	V/ns			
T_J	Operating Junction and	-55 to + 175				
T _{STG}	Storage Temperature Range	-55 10 + 175	°C			
	Soldering Temperature, for 10 seconds (1.6mm from case)	300				

Avalanche Characteristics

E _{AS (Thermally limited)}	Single Pulse Avalanche Energy ③	300	mJ
I _{AR}	Avalanche Current ②	Soo Fig. 14, 15, 220, 22h	Α
EAR	Repetitive Avalanche Energy ②	See Fig. 14, 15, 22a, 22b	mJ

Thermal Resistance

Symbol	Parameter	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case		0.40	°C/W
$R_{\theta JA}$	Junction-to-Ambient (PCB Mount, steady state) ®		40	

www.irf.com

IRLS3036-7PPbF

International TOR Rectifier

Static @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	60			V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient		0.059		V/°C	Reference to 25°C, I _D = 5mA ^②
D	Static Drain-to-Source On-Resistance		1.5	1.9	m()	$V_{GS} = 10V, I_D = 180A$ §
R _{DS(on)}	Static Dialit-to-Source Off-nesistatice		1.7	2.2	mΩ	$V_{GS} = 4.5V, I_{D} = 150A$ (§
$V_{GS(th)}$	Gate Threshold Voltage	1.0		2.5	V	$V_{DS} = V_{GS}$, $I_D = 250\mu A$
I _{DSS}	Drain-to-Source Leakage Current			20	uА	$V_{DS} = 60V, V_{GS} = 0V$
				250	μΑ	$V_{DS} = 60V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I _{GSS}	Gate-to-Source Forward Leakage			100	π Λ	$V_{GS} = 16V$
	Gate-to-Source Reverse Leakage			-100	nA	V _{GS} = -16V
R _{G(int)}	Internal Gate Resistance	_	1.9		Ω	

Dynamic @ T_{.I} = 25°C (unless otherwise specified)

	Deservator	,	T.//	Max	Lloito	Canditions
Symbol	Parameter	Min.	тур.	Max.	Units	Conditions
gfs	Forward Transconductance	390			S	$V_{DS} = 10V, I_{D} = 180A$
Q_g	Total Gate Charge		110	160		I _D = 180A
Q_{gs}	Gate-to-Source Charge		33		nC	$V_{DS} = 30V$
Q_{gd}	Gate-to-Drain ("Miller") Charge		53		IIC	V _{GS} = 4.5V ⑤
Q _{sync}	Total Gate Charge Sync. (Q _g - Q _{gd})		57			$I_D = 180A, V_{DS} = 0V, V_{GS} = 4.5V$
t _{d(on)}	Turn-On Delay Time		81			$V_{DD} = 39V$
t _r	Rise Time		540			$I_{D} = 180A$
$t_{d(off)}$	Turn-Off Delay Time		89		ns	$R_G = 2.1\Omega$
t _f	Fall Time		170			V _{GS} = 4.5V ⑤
C _{iss}	Input Capacitance		11270			$V_{GS} = 0V$
C _{oss}	Output Capacitance		1025			$V_{DS} = 50V$
C_{rss}	Reverse Transfer Capacitance		520		рF	f = 1.0 MHz
C _{oss} eff. (ER)	Effective Output Capacitance (Energy Related) ®		1460			$V_{GS} = 0V$, $V_{DS} = 0V$ to 48V \bigcirc
C _{oss} eff. (TR)	Effective Output Capacitance (Time Related) ®		1630			$V_{GS} = 0V, V_{DS} = 0V \text{ to } 48V $

Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current			300		MOSFET symbol
	(Body Diode)			300	A	showing the
I _{SM}	Pulsed Source Current			1000		integral reverse
	(Body Diode) 3			1000		p-n junction diode.
V_{SD}	Diode Forward Voltage			1.3	٧	$T_J = 25$ °C, $I_S = 180A$, $V_{GS} = 0V$ ⑤
t _{rr}	Reverse Recovery Time		57		20	$T_J = 25^{\circ}C$ $V_R = 51V$,
			60		ns	$T_J = 125^{\circ}C$ $I_F = 180A$
Q _{rr}	Reverse Recovery Charge		140	_	nC	$T_J = 25^{\circ}C$ di/dt = 100A/ μ s \odot
			160		IIC	$T_J = 125$ °C
I _{RRM}	Reverse Recovery Current		4.6		Α	$T_J = 25^{\circ}C$
t _{on}	Forward Turn-On Time	Intrins	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)			

Notes:

- ① Calculated continuous current based on maximum allowable junction temperature Bond wire current limit is 240A. Note that current limitation arising from heating of the device leds may occur with some lead mounting arrangements.
- ② Repetitive rating; pulse width limited by max. junction temperature.
- ④ $I_{SD} \le 180A$, di/dt ≤ 1070A/ μ s, $V_{DD} \le V_{(BR)DSS}$, $T_{J} \le 175$ °C.

- $\ \ \$ Pulse width $\le 400 \mu s$; duty cycle $\le 2\%$.
- $^{\circ}$ C_{oss} eff. (TR) is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}.
- $^{\circ}$ C_{oss} eff. (ER) is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}.
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniquea refer to application note # AN- 994 echniques refer to application note #AN-994.
- $\ \, \mbox{ } \mbox$
- \circledR R_{θ JC} value shown is at time zero.

2 www.irf.com




Fig 1. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 5. Typical Capacitance vs. Drain-to-Source Voltage www.irf.com




Fig 2. Typical Output Characteristics




Fig 4. Normalized On-Resistance vs. Temperature




Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 9. Maximum Drain Current vs. Case Temperature




Fig 11. Typical C_{OSS} Stored Energy




Fig 8. Maximum Safe Operating Area




Fig 10. Drain-to-Source Breakdown Voltage




Fig 12. Maximum Avalanche Energy Vs. DrainCurrent www.irf.com




Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 14. Typical Avalanche Current vs. Pulsewidth




Fig 15. Maximum Avalanche Energy vs. Temperature

Notes on Repetitive Avalanche Curves , Figures 14, 15: (For further info, see AN-1005 at www.irf.com)

- Avalanche failures assumption:
 - Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax} . This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long asT_{imax} is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 22a, 22b.
- 4. $P_{D (ave)}$ = Average power dissipation per single avalanche pulse.
- BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I_{av} = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 14, 15).

t_{av =} Average time in avalanche.

D = Duty cycle in avalanche = $t_{av} \cdot f$

 $Z_{th,JC}(D, t_{av})$ = Transient thermal resistance, see Figures 13)

$$\begin{split} P_{D \text{ (ave)}} &= 1/2 \text{ (} 1.3 \cdot \text{BV} \cdot \text{I}_{av} \text{)} = \Delta \text{T/ } Z_{thJC} \\ I_{av} &= 2\Delta \text{T/ [} 1.3 \cdot \text{BV} \cdot Z_{th} \text{]} \\ E_{AS \text{ (AR)}} &= P_{D \text{ (ave)}} \cdot t_{av} \end{split}$$




Fig 16. Threshold Voltage Vs. Temperature




Fig. 18 - Typical Recovery Current vs. dif/dt




Fig. 17 - Typical Recovery Current vs. dif/dt




Fig. 19 - Typical Stored Charge vs. dif/dt




Fig. 20 - Typical Stored Charge vs. dif/dt




Fig 21. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 22a. Unclamped Inductive Test Circuit




Fig 23a. Switching Time Test Circuit




Fig 24a. Gate Charge Test Circuit www.irf.com




Fig 22b. Unclamped Inductive Waveforms




Fig 23b. Switching Time Waveforms






Fig 24b. Gate Charge Waveform

D²Pak - 7 Pin Package Outline

Dimensions are shown in millimeters (inches)





S Y M	DIMENSIONS					
B	MILLIM	ETERS	INC	HES	O T E S	
L	MIN.	MAX.	MIN.	MAX.	S	
Α	4.06	4.83	.160	.190		
A1	_	0.254	-	.010		
Ь	0.51	0.99	.020	.036		
Ь1	0.51	0.89	.020	.032	5	
С	0.38	0.74	.015	.029		
c1	0.38	0.58	.015	.023	5	
c2	1.14	1.65	.045	.065		
D	8.38	9.65	.330	.380	3	
D1	6.86	_	.270		4	
E	9.65	10.67	.380	.420	3,4	
E1	6.22	-	.245		4	
е	1.27	BSC	.050	BSC		
Н	14.61	15.88	.575	.625		
L	1.78	2.79	.070	.110		
L1	_	1.68	-	.066	4	
L2	_	1.78	_	.070		
L3	0.25	BSC	.010	.010 BSC		
L4	4.78	5.28	.188	.208		

NOTES:

- 1. DIMENSIONING AND TOLERANCING AS PER ASME Y14.5M-1994
- 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- 3 DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.
- 4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.
- 5. DIMENSION 61 AND c1 APPLY TO BASE METAL ONLY.
 - 6. DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
 - 7. CONTROLLING DIMENSION: INCH.
 - 8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-263CB.


Note: For the most current drawing please refer to IR website at http://www.irf.com/package/

8 www.irf.com


D²Pak - 7 Pin Part Marking Information

EXAMPLE: THIS IS AN IRF2804S-7P WITH LOT CODE 8024 ASSEMBLED ON WW02,2000 IN THE ASSEMBLY LINE "L"

Note: "P" in assembly line position indicates "Lead Free"







D²Pak - 7 Pin Tape and Reel

NOTES, TAPE & REEL, LABELLING:


- 1. TAPE AND REEL.
 - 1.1 REEL SIZE 13 INCH DIAMETER.
 - 1.2 EACH REEL CONTAINING 800 DEVICES.
 - 1.3 THERE SHALL BE A MINIMUM OF 42 SEALED POCKETS CONTAINED IN THE LEADER AND A MINIMUM OF 15 SEALED POCKETS IN THE TRAILER
 - SEALED POCKETS IN THE TRAILER.


 1.4 PEEL STRENGTH MUST CONFORM TO THE SPEC. NO.
 - 1.5 PART ORIENTATION SHALL BE AS SHOWN BELOW.
 - 1.6 REEL MAY CONTAIN A MAXIMUM OF TWO UNIQUE LOT CODE/DATE CODE COMBINATIONS.

 REWORKED REELS MAY CONTAIN A MAXIMUM OF THREE UNIQUE LOT CODE/DATE CODE COMBINATIONS.

 HOWEVER, THE LOT CODES AND DATE CODES WITH THEIR RESPECTIVE QUANTITIES SHALL APPEAR ON THE BAR CODE LABEL FOR THE AFFECTED REEL.

- 2. LABELLING (REEL AND SHIPPING BAG).
 - 2.1 CUST. PART NUMBER (BAR CODE): IRFXXXXSTRL-7P
 - 2.2 CUST. PART NUMBER (TEXT CODE): IRFXXXXSTRL-7P
 - 2.3 I.R. PART NUMBER: IRFXXXXSTRL-7P
 - 2.4 QUANTITY:
 - 2.5 VENDOR CODE: IR
 - 2.6 LOT CODE:
 - 2.7 DATE CODE:





Note: For the most current drawing please refer to IR website at: http://www.irf.com/package/

Data and specifications subject to change without notice. This product has been designed and qualified for the Industrial market.

Qualification Standards can be found on IR's Web site.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903