

FDC6420C

20V N & P-Channel PowerTrench® MOSFETs

General Description

These N & P-Channel MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize on-state resistance and yet maintain superior switching performance.


These devices have been designed to offer exceptional power dissipation in a very small footprint for applications where the bigger more expensive SO-8 and TSSOP-8 packages are impractical.

Applications


- DC/DC converter
- Load switch
- LCD display inverter

Features

- Q1 3.0 A, 20V. $R_{DS(ON)} = 70 \text{ m}\Omega @ V_{GS} = 4.5 \text{ V}$ $R_{DS(ON)} = 95 \text{ m}\Omega @ V_{GS} = 2.5 \text{ V}$
- Q2 –2.2 A, 20V. $R_{DS(ON)} = 125 \text{ m}\Omega$ @ $V_{GS} = -4.5 \text{ V}$ $R_{DS(ON)} = 190 \text{ m}\Omega$ @ $V_{GS} = -2.5 \text{ V}$
- · Low gate charge
- High performance trench technology for extremely low $R_{\text{DS(ON)}}$.
- SuperSOT –6 package: small footprint (72% smaller than SO-8); low profile (1mm thick).



SuperSOT™-6



Absolute Maximum Ratings T_A=25°C unless otherwise noted

Symbol	Parameter		Q1	Q2	Units
V _{DSS}	Drain-Source Voltage		20	-20	V
V _{GSS}	Gate-Source Voltage		±12	±12	V
I _D	Drain Current - Continuous	(Note 1a)	3.0	-2.2	А
	- Pulsed		12	-6	
P _D	Power Dissipation for Single Operation	(Note 1a)	0.9	96	
		(Note 1b)	0.	9	W
		(Note 1c)	0.	7	
T _J , T _{STG}	Operating and Storage Junction Temperature Range		–55 to	+150	°C

Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	130	°C/W
Reic	Thermal Resistance, Junction-to-Case	(Note 1)	60	°C/W

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
.420	FDC6420C	7"	8mm	3000 units

Symbol	l Parameter		Test Conditions		Min	Тур	Max	Units		
Off Char	acteristics									
BV _{DSS}	Drain-Source Breakdown Volta	ge	$V_{GS} = 0 \text{ V}, \qquad I_D = 250 \mu\text{A} \ V_{GS} = 0 \text{ V}, \qquad I_D = -250 \mu\text{A}$	Q1 Q2	20 –20			V		
<u>ΔBV_{DSS}</u> ΔT _J	Breakdown Voltage Temperature Coefficient		$I_D = 250 \mu A$, Ref. to 25°C $I_D = -250 \mu A$, Ref. to 25°C	Q1 Q2		13 –11		mV/°C		
I _{DSS}	Zero Gate Voltage Drain Currer	nt	$V_{DS} = 16 \text{ V}, V_{GS} = 0 \text{ V}$ $V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}$	Q1 Q2			1 -1	μΑ		
I _{GSSF}	Gate-Body Leakage, Forward		$V_{GS} = 12 \text{ V}, V_{DS} = 0 \text{ V} $ $V_{GS} = 12 \text{ V}, V_{DS} = 0 \text{ V}$	Q1 Q2			100 100	nA		
I _{GSSR}	Gate-Body Leakage, Reverse		$V_{GS} = -12 \text{ V}, V_{DS} = 0 \text{ V}$ $V_{GS} = -12 \text{ V}, V_{DS} = 0 \text{ V}$	Q1 Q2			-100 -100	nA		
On Char	acteristics (Note 2)									
$V_{GS(th)}$	Gate Threshold Voltage	Q1	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$		0.5	0.9	1.5	V		
		Q2	$V_{DS} = V_{GS}, I_{D} = -250 \mu\text{A}$		-0.6	-1.0	-1.5			
$\Delta V_{GS(th)}$	Gate Threshold Voltage	Q1	I _D = 250 μA, Ref. To 25°C			-3		mV/°C		
ΔT_{J}	Temperature Coefficient	Q2	$I_D = -250 \mu\text{A}$, Ref. to 25°C			-3				
R _{DS(on)}	Static Drain–Source	Q1	$V_{GS} = 4.5 \text{ V}, I_D = 3.0 \text{ A}$			50	70	mΩ		
D3(011)	On–Resistance		$V_{GS} = 2.5 \text{ V}, I_D = 2.5 \text{ A}$			66	95			
			$V_{GS} = 4.5 \text{ V}, I_D = 3.0 \text{ A}, T_J = 12$	25°C		71	106			
		Q2	$V_{GS} = -4.5 \text{ V}, I_D = -2.2 \text{ A}$			100	125			
			$V_{GS} = -2.5 \text{ V}, I_D = -1.8 \text{ A}$ $V_{GS} = -4.5 \text{ V}, I_D = -2.2 \text{ A}, T_J = 1$	25°C		145 137	190 184			
la.	On–State Drain Current	Q1	$V_{GS} = 4.5 \text{ V}, V_{DS} = 5 \text{ V}$		12	137	101	А		
I _{D(on)}	On State Brain Surrent	Q2	$V_{GS} = -4.5 \text{ V}, V_{DS} = -5 \text{ V}$		-6					
~	Forward Transconductance	Q1	$V_{DS} = 5 \text{ V}$ $I_{D} = 2.5 \text{ A}$		_0	10		S		
g _{FS} Forward Transconductano		Q2	$V_{DS} = -5 \text{ V}$ $I_D = -2.0 \text{A}$			6				
Dynamic	Characteristics	42	50 - 5 -							
Dynamic Characteristics		Q1	V _{DS} =10 V, V _{GS} = 0 V, f=1.0M	IH ₇		324		nE		
C_{iss}	Input Capacitance	Q2	$V_{DS}=10 \text{ V}, \text{ V}_{GS}=0 \text{ V}, \text{ I=1.0}\text{ V}$ $V_{DS}=-10 \text{ V}, \text{ V}_{GS}=0 \text{ V}, \text{ f=1.0}\text{ I}$			337		pF		
<u> </u>	Output Conscitones		$V_{DS}=10 \text{ V}, \text{ V}_{GS}=0 \text{ V}, \text{ I}=1.00 \text{ V}$					"F		
Coss	Output Capacitance	Q1	$V_{DS}=10 \text{ V}, V_{GS}=0 \text{ V}, I=1.000$ $V_{DS}=-10 \text{ V}, V_{GS}=0 \text{ V}, f=1.00$			82		pF		
	December Transfer Committee	Q2	20 7 00 7			88				
C_{rss}	Reverse Transfer Capacitance	Q1	$V_{DS}=10 \text{ V}, V_{GS}=0 \text{ V}, f=1.0 \text{M}$			42		pF		
		Q2	V_{DS} =-10 V, V $_{GS}$ = 0 V, f=1.01	VIHZ		51				
Switchin	g Characteristics (Note 2)	1	1		ı	1	Т			
$t_{d(on)}$	Turn-On Delay Time	Q1	For Q1 :			5	10	ns		
		Q2	$V_{DS} = 10 \text{ V}, I_{DS} = 1 \text{ A}$			9	18			
t _r	Turn-On Rise Time	Q1	V_{GS} = 4.5 V, R_{GEN} = 6 Ω			7	14	ns		
	T 0"D T	Q2	For Q2 : V _{DS} =–10 V, I _{DS} = –1 A			12	22			
$t_{d(off)}$	Turn-Off Delay Time	Q1	$V_{DS} = -10 \text{ V}, I_{DS} = -1 \text{ A}$ $V_{GS} = -4.5 \text{ V}, R_{GEN} = 6 \Omega$			13	23	ns		
	Turn Off Fall Time	Q2	J. J			10	20 3	,		
t _f	Turn–Off Fall Time	Q1 Q2	-			1.6 5	10	ns		
0	Total Cata Charge	Q1	F 04			3.3	4.6	nC		
Q_g	Total Gate Charge	Q2	For Q1 : V _{DS} = 10 V, I _{DS} = 3.0 A			3.7	7.0	110		
Q _{gs}	Gate-Source Charge	Q1	$V_{GS} = 4.5 \text{ V},$			0.95		nC		
~ys	Jako Joan do Oriango	Q2	For Q2 :			0.68				
Q _{gd}	Gate-Drain Charge	Q1	$V_{DS} = -10 \text{ V}, I_{DS} = -2.2 \text{ A}$ $V_{GS} = -4.5 \text{ V},$			0.7		nC		
gu		Q2	v _{GS} = -4.5 v,			1.3				

Electrical Characteristics

T_A = 25°C unless otherwise noted

Symbol	Parameter		Test Conditio	ns	Min	Тур	Max	Units
Drain-Se	Drain-Source Diode Characteristics and Maximum Ratings							
Is	Maximum Continuous Drain-Source Diode Forward Current Q1						0.8	Α
				Q2			-0.8	
V _{SD}	Drain-Source Diode Forward	$V_{GS} = 0 \text{ V}, I_{S} = 0.8 \text{ A}$	(Note 2)		0.7	1.2	V	
	Voltage		$V_{GS} = 0 \text{ V}, I_{S} = 0.8 \text{ A}$	(Note 2)		-0.8	-1.2	

Notes:

 R_{8JA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{8JC} is guaranteed by design while R_{9CA} is determined by the user's board design.



a) 130 °C/W when mounted on a 0.125 in² pad of 2 oz. copper.



b) 140 °C/W when mounted on a .004 in² pad of 2 oz copper



c) 180 C°/W when mounted on a minimum pad.

Scale 1:1 on letter size paper

2. Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%

Typical Characteristics: N-Channel




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics







Figure 7. Gate Charge Characteristics.









Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.

Typical Characteristics: P-Channel







Figure 11. On-Region Characteristics.

Figure 12. On-Resistance Variation with Drain Current and Gate Voltage.







Figure 13. On-Resistance Variation with Temperature.

Figure 14. On-Resistance Variation with Gate-to-Source Voltage.







Figure 15. Transfer Characteristics.

Figure 16. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics







Figure 17. Gate Charge Characteristics.








Figure 19. Maximum Safe Operating Area.

Figure 20. Single Pulse Maximum Power Dissipation.




Figure 21. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

SMART START™ VCX^{TM} FAST ® OPTOLOGIC™ STAR*POWER™ FASTr™ Bottomless™ OPTOPLANAR™ Stealth™ CoolFET™ FRFET™ PACMAN™ SuperSOT™-3 CROSSVOLT™ GlobalOptoisolator™ POP™ SuperSOT™-6 DenseTrench™ GTO™ Power247™ $HiSeC^{TM}$ SuperSOT™-8 $Power Trench^{\, @}$ DOME™ SyncFET™ EcoSPARK™ ISOPLANAR™ QFET™ TinyLogic™ E²CMOSTM LittleFET™ OS^{TM}

EnSigna™ MicroFET™ QT Optoelectronics™ TruTranslation™
FACT™ MicroPak™ Quiet Series™ UHC™
FACT Quiet Series™ MICROWIRE™ SILENT SWITCHER® UltraFET®

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS. NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. H4