September 1997



SEMICONDUCTOR TM


NDP6020P / NDB6020P P-Channel Logic Level Enhancement Mode Field Effect Transistor

General Description

These logic level P-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as automotive, DC/DC converters, PWM motor controls, and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

Features

- $\begin{array}{c|c} \bullet & -24 \text{ A}, \ -20 \text{ V}. \text{ } \text{R}_{\text{DS(ON)}} = 0.05 \ \Omega \ @ \ \text{V}_{\text{GS}} = -4.5 \text{ V}. \\ \text{R}_{\text{DS(ON)}} = 0.07 \Omega \ @ \ \text{V}_{\text{GS}} = -2.7 \text{ V}. \\ \text{R}_{\text{DS(ON)}} = 0.075 \ \Omega \ @ \ \text{V}_{\text{GS}} = -2.5 \text{ V}. \end{array}$
- Critical DC electrical parameters specified at elevated temperature.
- Rugged internal source-drain diode can eliminate the need for an external Zener diode transient suppressor.
- 175°C maximum junction temperature rating.
- High density cell design for extremely low R_{DS(ON)}.
- TO-220 and TO-263 (D²PAK) package for both through hole and surface mount applications.




© 1997 Fairchild Semiconductor Corporation


| Symbol | Parameter | Conditions | | Min | Тур | Max | Units |
|---------------------|-----------------------------------|---|------------------------|------|-------|-------|-------|
| OFF CH/ | ARACTERISTICS | · | | | | | |
| BV _{DSS} | Drain-Source Breakdown Voltage | $V_{GS} = 0 \text{ V}, I_{D} = -250 \mu\text{A}$ | | -20 | | | V |
| I _{DSS} | Zero Gate Voltage Drain Current | $V_{DS} = -16 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$ | | | | -1 | μA |
| | | | T _J = 55°C | | | -10 | μA |
| | Gate - Body Leakage, Forward | $V_{GS} = 8 V, V_{DS} = 0 V$ | | | | 100 | nA |
| I _{GSSR} | Gate - Body Leakage, Reverse | $V_{GS} = -8 V, V_{DS} = 0 V$ | | | | -100 | nA |
| | RACTERISTICS (Note 1) | · | | | | | |
| $V_{GS(th)}$ | Gate Threshold Voltage | $V_{\rm DS} = V_{\rm GS}, I_{\rm D} = -250 \mu {\rm A}$ | | -0.4 | -0.7 | -1 | V |
| | | | T _J = 125°C | -0.3 | -0.56 | -0.7 | |
| R _{DS(ON)} | Static Drain-Source On-Resistance | V_{GS} = -4.5 V, I _D = -12 A | | | 0.041 | 0.05 | Ω |
| | | | T _J = 125°C | | 0.06 | 0.08 | |
| R _{DS(ON)} | Static Drain-Source On-Resistance | $V_{GS} = -2.7 \text{ V}, I_{D} = -10 \text{ A}$ | | | 0.059 | 0.07 | |
| R _{DS(ON)} | Static Drain-Source On-Resistance | $V_{GS} = -2.5 \text{ V}, \text{ I}_{D} = -10 \text{ A}$ | | | 0.064 | 0.075 | |
| I _{D(on)} | On-State Drain Current | $V_{GS} = -4.5 \text{ V}, V_{DS} = -5 \text{ V}$ | | -24 | | | А |
| 9 _{FS} | Forward Transconductance | $V_{\rm DS} = -5 \text{ V}, \text{ I}_{\rm D} = -12 \text{ A}$ | | | 14 | | S |
| DYNAMI | CCHARACTERISTICS | | | | | | |
| C _{iss} | Input Capacitance | $V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz | | | 1590 | | pF |
| C _{oss} | Output Capacitance | | | | 725 | | pF |
| C _{rss} | Reverse Transfer Capacitance | | | | 215 | | pF |
| SWITCHI | NG CHARACTERISTICS (Note 1) | • | | • | | | |
| t _{D(on)} | Turn - On Delay Time | $V_{DD} = -20 \text{ V}, \text{ I}_{D} = -3 \text{ A},$ $V_{GS} = -5 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ | | | 15 | 30 | nS |
| ţ, | Turn - On Rise Time | | | | 27 | 60 | nS |
| t _{D(off)} | Turn - Off Delay Time | | | | 120 | 250 | nS |
| t _r | Turn - Off Fall Time | | | | 70 | 150 | nS |
| Q _g | Total Gate Charge | V _{DS} = -10 V, | | | 25 | 35 | nC |
| Q _{gs} | Gate-Source Charge | $I_{\rm D} = -24$ A, $V_{\rm GS} = -5$ V | | | 5 | | nC |
| Q _{gd} | Gate-Drain Charge | | | | 10 | | nC |

| Electrical Characteristics (T _c = 25°C unless otherwise noted) | | | | | | | | | |
|---|---|--|-----|------|------|-------|--|--|--|
| Symbol | Parameter | Conditions | Min | Тур | Max | Units | | | |
| DRAIN-S | OURCE DIODE CHARACTERISTICS | | | | | | | | |
| l _s | Maximum Continuous Drain-Source Diode Forward Current | | | | -24 | Α | | | |
| I _{SM} | Maximum Pulsed Drain-Source Diode Forward Current | | | | -80 | Α | | | |
| V _{SD} | Drain-Source Diode Forward Voltage | $V_{GS} = 0 \text{ V}, \text{ I}_{S} = -12 \text{ A} \text{ (Note 1)}$ | | -1.1 | -1.3 | V | | | |
| t _{rr} | Reverse Recovery Time | $V_{GS} = 0 V$, $I_F = -24 A$, $dI_F/dt = 100 A/\mu s$ | | 60 | | ns | | | |
| ۱ _m | Reverse Recovery Current | | | -1.7 | | Α | | | |
| THERMA | L CHARACTERISTICS | | | | | | | | |
| R _{θJC} | Thermal Resistance, Junction-to-Case | | | | 2.5 | °C/W | | | |
| R _{θJA} | Thermal Resistance, Junction-to-Ambient | | | | 62.5 | °C/W | | | |

Note:

1. Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2.0%.





NDP6020P Rev.C1

