Phase Locked Loop

The MC14046B phase locked loop contains two phase comparators, a voltage-controlled oscillator (VCO), source follower, and zener diode. The comparators have two common signal inputs, PCAin and PCB_{in}. Input PCA_{in} can be used directly coupled to large voltage signals, or indirectly coupled (with a series capacitor) to small voltage signals. The self-bias circuit adjusts small voltage signals in the linear region of the amplifier. Phase comparator 1 (an exclusive OR gate) provides a digital error signal PC1out, and maintains 90° phase shift at the center frequency between PCAin and PCBin signals (both at 50% duty cycle). Phase comparator 2 (with leading edge sensing logic) provides digital error signals, PC2_{out} and LD, and maintains a 0° phase shift between PCAin and PCBin signals (duty cycle is immaterial). The linear VCO produces an output signal VCOout whose frequency is determined by the voltage of input VCO_{in} and the capacitor and resistors connected to pins C1_A, C1_B, R1, and R2. The source-follower output SFout with an external resistor is used where the VCO_{in} signal is needed but no loading can be tolerated. The inhibit input Inh, when high, disables the VCO and source follower to minimize standby power consumption. The zener diode can be used to assist in power supply regulation.

Applications include FM and FSK modulation and demodulation, frequency synthesis and multiplication, frequency discrimination, tone decoding, data synchronization and conditioning, voltage—to—frequency conversion and motor speed control.

Features

- Buffered Outputs Compatible with MHTL and Low-Power TTL
- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 to 18 V
- Pin-for-Pin Replacement for CD4046B
- Phase Comparator 1 is an Exclusive OR Gate and is Duty Cycle Limited
- Phase Comparator 2 Switches on Rising Edges and is not Duty Cycle Limited
- Pb–Free Packages are Available*

MAXIMUM RATINGS (Voltages Referenced to V_{SS})

Symbol	Parameter	Value	Unit
V _{DD}	DC Supply Voltage Range	-0.5 to +18.0	٧
V _{in}	Input Voltage Range (All Inputs)	-0.5 to V _{DD} + 0.5	V
l _{in}	DC Input Current, per Pin	±10	mA
P _D	Power Dissipation, per Package (Note 1)	500	mW
TA	Operating Temperature Range	-55 to +125	°C
T _{stg}	Storage Temperature Range	-65 to +150	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1

 Temperature Derating: Plastic "P and D/DW" Packages: – 7.0 mW/°C From 65°C To 125°C



ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS



PDIP-16 P SUFFIX CASE 648





SOIC-16 DW SUFFIX CASE 751G





SOEIAJ-16 F SUFFIX CASE 966



A = Assembly Location

WL, L = Wafer Lot YY, Y = Year

WW, W = Work Week
G = Pb-Free Indicator

ORDERING INFORMATION


See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

BLOCK DIAGRAM



PIN ASSIGNMENT

	1000000		
rd [1 •	16] V _{DD}
PC1 _{out} [2	15	ZENER
PCB _{in} [3	14	PCA _{in}
VCO _{out} [4	13	PC2 _{out}
INH [5	12] R2
C1 _A [6	11] R1
C1 _B [7	10] SF _{out}
V _{SS} [8	9] vco _{in}

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

			V _{DD}	- 5	– 55°C		25°C		125°C		
Characteristic		Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage	"0" Level	V _{OL}	5.0	-	0.05	-	0	0.05	-	0.05	Vdc
$V_{in} = V_{DD}$ or 0			10	-	0.05	-	0	0.05	-	0.05	
55			15	-	0.05	-	0	0.05	- ,	0.05	
	"1" Level	V _{OH}	5.0	4.95	-	4.95	5.0	-	4.95	-	Vdc
$V_{in} = 0$ or V_{DD}			10	9.95	-	9.95	10	-	9.95	-	
· III · · · · · · · · · · · · · · · · ·			15	14.95	-	14.95	15	-	14.95	-	
nput Voltage (Note 2)	"0" Level	V _{IL}									Vdc
$(V_O = 4.5 \text{ or } 0.5 \text{ Vdc})$			5.0	-	1.5	-	2.25	1.5	-	1.5	
$(V_O = 9.0 \text{ or } 1.0 \text{ Vdc})$			10	-	3.0	-	4.50	3.0	-	3.0	
$(V_O = 13.5 \text{ or } 1.5 \text{ Vdc})$			15	-	4.0	-	6.75	4.0	-	4.0	
$(V_0 = 0.5 \text{ or } 4.5 \text{ Vdc})$	"1" Level	V _{IH}	5.0	3.5	_	3.5	2.75	-	3.5	-	Vdc
$(V_0 = 1.0 \text{ or } 9.0 \text{ Vdc})$			10	7.0	-	7.0	5.50	-	7.0	-	
(V _O = 1.5 or 13.5 Vdc)			15	11	-	11	8.25	-	11	-	
Output Drive Current		Іон						12			mAdc
$(V_{OH} = 2.5 \text{ Vdc})$	Source		5.0	- 1.2	-	- 1.0	- 1.7	-	- 0.7	-	
$(V_{OH} = 4.6 \text{ Vdc})$			5.0	- 0.25	-	- 0.2	- 0.36	-	- 0.14	-	
$(V_{OH} = 9.5 \text{ Vdc})$			10	- 0.62	-	- 0.5	- 0.9	-	- 0.35	-	
(V _{OH} = 13.5 Vdc)			15	- 1.8	=	- 1.5	- 3.5	-	- 1.1	-	
(V _{OL} = 0.4 Vdc)	Sink	I _{OL}	5.0	0.64	-	0.51	0.88	-	0.36	1-	mAdc
(V _{OL} = 0.5 Vdc)			10	1.6	-	1.3	2.25	_	0.9	-	
(V _{OL} = 1.5 Vdc)			15	4.2	_	3.4	8.8	T	2.4	-	
Input Current		l _{in}	15	-	± 0.1	-	±0.00001	± 0.1	-	± 1.0	μAdc
Input Capacitance		C _{in}		-	-	-1	5.0	7.5	_	-	pF
Quiescent Current		I _{DD}	5.0	-	5.0		0.005	5.0	-	150	μAdc
(Per Package) Inh = PC	$A_{in} = V_{DD}$		10	-	10	- "	0.010	10	-	300	
Zener = VCO _{in} = 0 V, PC	$B_{in} = V_{DD}$		15	-	20	-	0.015	20	-	600	
or 0 V, $l_{out} = 0 \mu A$			276								
Total Supply Current (Note 3)		lτ	5.0	$I_T = (1.46 \mu\text{A/kHz}) \text{f} + I_{DD}$					mAdc		
$(lnh = "0", f_0 = 10 \text{ kHz}, C_L = 50 \text{ pF},$		5	10	$I_T = (2.91 \mu A/kHz) f + I_{DD}$							
$R1 = 1.0 M\Omega$, $R2 = \infty R_{SF} = \infty$,			15			$I_T = (4$.37 μA/kHz)	f + I _{DD}			
and 50% Duty Cycle)											

Noise immunity specified for worst-case input combination.

1.0 Vdc min @ V_{DD} = 5.0 Vdc 2.0 Vdc min @ V_{DD} = 10 Vdc 2.5 Vdc min @ V_{DD} = 15 Vdc Noise Margin for both "1" and "0" level =

3. To Calculate Total Current in General:


$$I_{T} \approx 2.2 \times V_{DD} \Big(\frac{VCO_{in} - 1.65}{R1} + \frac{V_{DD} - 1.35}{R2} \Big)^{3/4} + 1.6 \times \Big(\frac{VCO_{in} - 1.65}{R_{SF}} \Big)^{3/4} + 1 \times 10^{-3} \, (C_{L} + 9) \, V_{DD} \, f + 1 \times 10^{-3} \, C_{DD} \, f + 1 \times 10^{-3}$$

$$1\times10^{-1}~V_{DD}^{2}~\left(\frac{100\%~Duty~Cycle~of~PCA_{in}}{100}\right) + I_{Q} \\ \hspace{0.5cm} \text{where:}~~I_{T}~\text{in}~\mu\text{A},~C_{L}~\text{in}~\text{pF},~VCO_{in},~V_{DD}~\text{in}~Vdc,~f~\text{in}~\text{kHz, and}\\ \hspace{0.5cm} \text{R1},~\text{R2},~\text{R}_{SF}~\text{in}~\text{M}\Omega,~C_{L}~\text{on}~VCO_{out}. \\ \end{array}$$

ELECTRICAL CHARACTERISTICS (Note 4) ($C_L = 50 \text{ pF, } T_A = 25^{\circ}\text{C}$)

	T	v	Minimum		Maximum	
Characteristic	Symbol	V _{DD} Vdc	Device	Typical	Device	Units
Output Rise Time	tтьн					ns
$t_{TLH} = (3.0 \text{ ns/pF}) C_L + 30 \text{ ns}$		5.0	-	180	350	
$t_{TLH} = (1.5 \text{ ns/pF}) C_L + 15 \text{ ns}$		10	-	90	150	
$t_{TLH} = (1.1 \text{ ns/pF}) C_L + 10 \text{ ns}$		15	-	65	110	
Output Fall Time	t _{THL}			400	475	ns
$t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$		5.0	-	100	175	
$t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$		10 15	_	50 37	75 55	
t _{THL} = (0.55 ns/pF) C _L + 9.5 ns		13				<u> </u>
PHASE COMPARATORS 1 and 2					Γ	T
Input Resistance - PCA _{in}	R _{in}	5.0	1.0	2.0	-	MΩ
		10	0.2	0.4	_	
		15	0.1	0.2		
- PCB _{in}	R _{in}	15	150	1500		MΩ
Minimum Input Se-sitivity	V _{in}	5.0	-	200	300	mV p-p
AC Coupled PCA _{in}		10	-	400	600	
C series = 1000 pF, f = 50 kHz		15		700	1050	ļ
DC Coupled - PCA _{in} , PCB _{in}		5 to 15	See	Noise Immu	inity	
VOLTAGE CONTROLLED OSCILLATOR (VCO)	200		l.			
Maximum Frequency	f _{max}	5.0	0.5	0.7	-	MHz
$(VCO_{in} = V_{DD}, C1 = 50 pF$		10	1.0	1.4	-	
$R1 = 5.0 \text{ k}\Omega$, and $R2 = \infty$)		15	1.4	1.9	-	
Temperature - Frequency Stability	_	5.0	-	0.12	-	%/°C
(R2 = ∞)		10	_	0.04	-	
		15	-	0.015	-	
Linearity (R2 = ∞)	-					%
$(VCO_{in} = 2.5 \text{ V} \pm 0.3 \text{ V}, R1 > 10 \text{ k}\Omega)$		5.0	-	1.0	-	
$(VCO_{in} = 5.0 \text{ V} \pm 2.5 \text{ V}, R1 > 400 \text{ k}\Omega)$		10	-	1.0	-	
$(VCO_{in} = 7.5 V \pm 5.0 V, R1 \ge 1000 kΩ)$		15	-	1.0	-	
Output Duty Cycle	-	5 to 15	-	50	-	%
Input Resistance - VCO _{in}	R _{in}	15	150	1500	_	MΩ
SOURCE-FOLLOWER					ie .	
Offset Voltage	_	5.0	-	1.65	2.2	V
(VCO _{in} minus SF _{out} , RSF > 500 k Ω)		10	-	1.65	2.2	
		15	-	1.65	2.2	
Linearity	-					%
$(VCO_{in} = 2.5 \text{ V} \pm 0.3 \text{ V}, R_{SF} > 50 \text{ k}\Omega)$	4	5.0	-	0.1	-	
$(VCO_{in} = 5.0 \text{ V} \pm 2.5 \text{ V}, R_{SF} > 50 \text{ k}\Omega)$		10	-	0.6	-	
$(VCO_{in} = 7.5 \text{ V} \pm 5.0 \text{ V}, R_{SF} > 50 \text{ k}\Omega)$		15	-	0.8		<u> </u>
ZENER DIODE		r -	1	B		
Zener Voltage (I _z = 50 μA)	Vz	_	6.7	7.0	7.3	V
Dynamic Resistance (I _z = 1.0 mA)	R _Z	_	-	100	_	Ω

^{4.} The formula given is for the typical characteristics only.




Refer to Waveforms in Figure 3.

Figure 1. Phase Comparators State Diagrams

Characteristic	Using Phase Comparator 1	Using Phase Comparator 2			
No signal on input PCA _{in} .	VCO in PLL system adjusts to center frequency (f_0).	VCO in PLL system adjusts to minimum frequency (f _{min}).			
Phase angle between PCA _{in} and PCB _{in} .	90° at center frequency (f ₀), approaching 0° and 180° at ends of lock range (2f _L)	Always 0° in lock (positive rising edges).			
Locks on harmonics of center frequency.	Yes	No			
Signal input noise rejection.	High	Low			
Lock frequency range (2f _L).	The frequency range of the input signal on which the loop will stay locked if it was initially in lock; $2f_L = \text{full VCO}$ frequency range = $f_{\text{max}} - f_{\text{min}}$.				
Capture frequency range (2f _C).	The frequency range of the input signal on which the loop will lock if it was initially out of lock.				
	Depends on low-pass filter characteristics (see Figure 3). $f_C \le f_L$	$f_{\rm C} = f_{\rm L}$			
Center frequency (f ₀).	The frequency of VCO _{out} , when VCO _{in} = 1/2 V _{DD}				
VCO output frequency (f).	$f_{min} = \frac{1}{R_2(C_1 + 32 \text{ pF})}$ (Vo	CO input = V _{SS})			
Note: These equations are intended to be a design guide. Since calculated component values may be in error by as much as a factor of 4, laboratory experimentation may be required for fixed designs. Part to part frequency variation with identical passive components is typically less than \pm 20%.	$f_{max} = \frac{1}{R_1(C_1 + 32 \text{ pF})} + f_{min} \qquad (V_0)$ Where: $10K \le R_1 \le 1 \text{ M}$ $10K \le R_2 \le 1 \text{ M}$ $100\text{pF} \le C_1 \le .01 \mu\text{F}$	_{CO} input = V _{DD})			

Figure 2. Design Information





NOTE: Sometimes R3 is split into two series resistors each R3 + 2. A capacitor CC is then placed from the midpoint to ground. The value for C_C should be such that the corner frequency of this network does not significantly affect Ω_n . In Figure B, the ratio of R3 to R4 sets the damping, R4 \approx (0.1)(R3) for optimum results.

LOW-PASS FILTER Filter A

Definitions: N = Total division ratio in feedback loop ΚφΚνςο Κ_ΦΚνςο $K\phi = V_{DD}/\pi$ for Phase Comparator 1 $K\phi = V_{DD}/4 \pi$ for Phase Comparator 2 $K_{VCO} = \frac{2 \pi \Delta f_{VCO}}{V_{DD} - 2 V}$ for a typical design $\Omega_n \cong \frac{2 \pi f_{\Gamma}}{10}$ (at phase detector input) ζ ≅ 0.707

Waveforms





 $(R_3 + 3,000\Omega) C_2 = \frac{100N\Delta f}{f_{max}^2} - R_4 C_2$

Filter B

Note: for further information, see:

- (1) F. Gardner, "Phase-Lock Techniques", John Wiley and Son, New York, 1966.
- (2) G. S. Moschytz, "Miniature RC Filters Using Phase-Locked Loop", BSTJ, May, 1965.
- (3) Garth Nash, "Phase-Lock Loop Design Fundamentals", AN-535, Motorola Inc.
- (4) A. B. Przedpelski, "Phase-Locked Loop Design Articles", AR254, reprinted by Motorola Inc.

Figure 3. General Phase-Locked Loop Connections and Waveforms