

Data Sheet

8-Pin FLASH-Based 8-Bit CMOS Microcontrollers

© 2003 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, KEELOQ, MPLAB, PIC, PICmicro, PICSTART, PRO MATE and PowerSmart are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, microID, MXDEV, MXLAB, PICMASTER, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Accuron, dsPIC, dsPICDEM.net, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICC, PICkit, PICDEM, PICDEM.net, PowerCal, PowerInfo, PowerTool, rfPIC, rfLAB, Select Mode, SmartSensor, SmartShunt, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2003, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999 and Mountain View, California in March 2002. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, non-volatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



8-Pin FLASH-Based 8-Bit CMOS Microcontroller

High Performance RISC CPU:

- Only 35 instructions to learn
 - All single cycle instructions except branches
- · Operating speed:
 - DC 20 MHz oscillator/clock input
 - DC 200 ns instruction cycle
- · Interrupt capability
- 8-level deep hardware stack
- · Direct, Indirect, and Relative Addressing modes

Special Microcontroller Features:

- · Internal and external oscillator options
 - Precision Internal 4 MHz oscillator factory calibrated to ±1%
 - External Oscillator support for crystals and resonators
 - 5 µs wake-up from SLEEP, 3.0V, typical
- · Power saving SLEEP mode
- Wide operating voltage range 2.0V to 5.5V
- Industrial and Extended temperature range
- Low power Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Brown-out Detect (BOD)
- Watchdog Timer (WDT) with independent oscillator for reliable operation
- Multiplexed MCLR/Input-pin
- Interrupt-on-pin change
- Individual programmable weak pull-ups
- Programmable code protection
- High Endurance FLASH/EEPROM Cell
 - 100,000 write FLASH endurance
 - 1,000,000 write EEPROM endurance
 - FLASH/Data EEPROM Retention: > 40 years

Low Power Features:

- Standby Current:
 - 1 nA @ 2.0V, typical
- Operating Current:
 - 8.5 μA @ 32 kHz, 2.0V, typical
 - 100 μA @ 1 MHz, 2.0V, typical
- Watchdog Timer Current
 - 300 nA @ 2.0V, typical
- Timer1 oscillator current:
 - 4 μA @ 32 kHz, 2.0V, typical

Peripheral Features:

- 6 I/O pins with individual direction control
- High current sink/source for direct LED drive
- Analog comparator module with:
 - One analog comparator
 - Programmable on-chip comparator voltage reference (CVREF) module
 - Programmable input multiplexing from device inputs
 - Comparator output is externally accessible
- · Analog-to-Digital Converter module (PIC12F675):
 - 10-bit resolution
 - Programmable 4-channel input
 - Voltage reference input
- Timer0: 8-bit timer/counter with 8-bit programmable prescaler
- Enhanced Timer1:
 - 16-bit timer/counter with prescaler
 - External Gate Input mode
 - Option to use OSC1 and OSC2 in LP mode as Timer1 oscillator, if INTOSC mode selected
- In-Circuit Serial Programming[™] (ICSP[™]) via two pins

Device	Program Memory	Data Memory		I/O	10-bit A/D	Comparators	Timers	
Device	FLASH (words)	SRAM (bytes)	EEPROM (bytes)	10	(ch)	Comparators	8/16-bit	
PIC12F629	1024	64	128	6	_	1	1/1	
PIC12F675	1024	64	128	6	4	1	1/1	

* 8-bit, 8-pin devices protected by Microchip's Low Pin Count Patent: U.S. Patent No. 5,847,450. Additional U.S. and foreign patents and applications may be issued or pending.

Pin Diagrams




Table of Contents

1.0	Device Overview	5
2.0	Memory Organization	7
3.0	GPIO Port	. 19
4.0	Timer0 Module	27
5.0	Timer1 Module with Gate Control	30
6.0	Comparator Module	35
7.0	Analog-to-Digital Converter (A/D) Module (PIC12F675 only)	. 41
8.0	Data EEPROM Memory	
9.0	Special Features of the CPU	
10.0	Instruction Set Summary	. 69
11.0	Development Support	. 77
12.0	Electrical Specifications	. 83
13.0	DC and AC Characteristics Graphs and Tables	105
14.0	Packaging Information	115
Appe	ndix A: Data Sheet Revision History	121
Appe	ndix B: Device Differences	121
Appe	ndix C: Device Migrations	122
Appe	ndix D: Migrating from other PICmicro [®] Devices	122
Index	·	123
On-Li	ne Support	127
Syste	ms Information and Upgrade Hot Line	127
Read	er Response	128
Produ	Ict Identification System	129

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@mail.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

NOTES:

1.0 **DEVICE OVERVIEW**

This document contains device specific information for the PIC12F629/675. Additional information may be found in the PICmicro[™] Mid-Range Reference Manual (DS33023), which may be obtained from your local Microchip Sales Representative or downloaded from the Microchip web site. The Reference Manual should be considered a complementary document to this Data Sheet, and is highly recommended reading for a better understanding of the device architecture and operation of the peripheral modules.

The PIC12F629 and PIC12F675 devices are covered by this Data Sheet. They are identical, except the PIC12F675 has a 10-bit A/D converter. They come in 8-pin PDIP, SOIC, and MLF-S packages. Figure 1-1 shows a block diagram of the PIC12F629/675 devices. Table 1-1 shows the Pinout Description.




FIGURE 1-1: PIC12F629/675 BLOCK DIAGRAM

TABLE 1-1: PIC12F629/675 PINOUT DESCRIPTION

Name	Function	Input Type	Output Type	Description
GP0/AN0/CIN+/ICSPDAT	GP0	TTL	CMOS	Bi-directional I/O w/ programmable pull-up and
				interrupt-on-change
	AN0	AN		A/D Channel 0 input
	CIN+	AN		Comparator input
	ICSPDAT	TTL	CMOS	Serial programming I/O
GP1/AN1/CIN-/VREF/ ICSPCLK	GP1	TTL	CMOS	Bi-directional I/O w/ programmable pull-up and interrupt-on-change
	AN1	AN		A/D Channel 1 input
	CIN-	AN		Comparator input
	VREF	AN		External voltage reference
	ICSPCLK	ST		Serial programming clock
GP2/AN2/T0CKI/INT/COUT	GP2	ST	CMOS	Bi-directional I/O w/ programmable pull-up and interrupt-on-change
	AN2	AN		A/D Channel 2 input
	T0CKI	ST		TMR0 clock input
	INT	ST		External interrupt
	COUT		CMOS	Comparator output
GP3/MCLR/Vpp	GP3	TTL		Input port w/ interrupt-on-change
	MCLR	ST		Master Clear
	Vpp	HV		Programming voltage
GP4/AN3/T1G/OSC2/ CLKOUT	GP4	TTL	CMOS	Bi-directional I/O w/ programmable pull-up and interrupt-on-change
	AN3	AN		A/D Channel 3 input
	T1G	ST		TMR1 gate
	OSC2		XTAL	Crystal/resonator
	CLKOUT		CMOS	Fosc/4 output
GP5/T1CKI/OSC1/CLKIN	GP5	TTL	CMOS	Bi-directional I/O w/ programmable pull-up and interrupt-on-change
	T1CKI	ST		TMR1 clock
	OSC1	XTAL		Crystal/resonator
	CLKIN	ST		External clock input/RC oscillator connection
Vss	Vss	Power		Ground reference
Vdd	Vdd	Power		Positive supply

Legend: Shade = PIC12F675 only


TTL = TTL input buffer, ST = Schmitt Trigger input buffer

2.0 MEMORY ORGANIZATION

2.1 Program Memory Organization

The PIC12F629/675 devices have a 13-bit program counter capable of addressing an 8K x 14 program memory space. Only the first 1K x 14 (0000h - 03FFh) for the PIC12F629/675 devices is physically implemented. Accessing a location above these boundaries will cause a wrap around within the first 1K x 14 space. The RESET vector is at 0000h and the interrupt vector is at 0004h (see Figure 2-1).





2.2 Data Memory Organization

The data memory (see Figure 2-2) is partitioned into two banks, which contain the General Purpose registers and the Special Function registers. The Special Function registers are located in the first 32 locations of each bank. Register locations 20h-5Fh are General Purpose registers, implemented as static RAM and are mapped across both banks. All other RAM is unimplemented and returns '0' when read. RP0 (STATUS<5>) is the bank select bit.

- RP0 = 0 Bank 0 is selected
- RP0 = 1 Bank 1 is selected
- Note: The IRP and RP1 bits STATUS<7:6> are reserved and should always be maintained as '0's.

2.2.1 GENERAL PURPOSE REGISTER FILE

The register file is organized as 64×8 in the PIC12F629/675 devices. Each register is accessed, either directly or indirectly, through the File Select Register FSR (see Section 2.4).

2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function registers are registers used by the CPU and peripheral functions for controlling the desired operation of the device (see Table 2-1). These registers are static RAM.

The special registers can be classified into two sets: core and peripheral. The Special Function registers associated with the "core" are described in this section. Those related to the operation of the peripheral features are described in the section of that peripheral feature.

FIGURE 2-2: DATA MEMORY MAP OF THE PIC12F629/675

	THE	PIC12F629/675	
	File Address	A	File ddress
Indirect addr. ⁽¹⁾	00h	Indirect addr. ⁽¹⁾	80h
TMR0	01h	OPTION REG	81h
PCL	02h	PCL	82h
STATUS	03h	STATUS	83h
FSR	04h	FSR	84h
GPIO	05h	TRISIO	85h
	06h		86h
	07h		87h
	08h		88h
	09h		89h
PCLATH	0Ah	PCLATH	8Ah
INTCON	0Bh	INTCON	8Bh
PIR1	0Ch	PIE1	8Ch
	0Dh		8Dh
TMR1L	0Eh	PCON	8Eh
TMR1H	0Eh		8Fh
TICON	10h	OSCCAL	90h
TICON	10h	USCCAL	90n 91h
	-		-
	12h		92h
	13h		93h
	14h	14/12/1	94h
	15h	WPU	95h
	16h	IOC	96h
	17h		97h
	18h		98h
CMCON	19h	VRCON	99h
	1Ah	EEDATA	9Ah
	1Bh	EEADR	9Bh
	1Ch	EECON1	9Ch
(2)	1Dh	EECON2 ⁽¹⁾	9Dh
ADRESH ⁽²⁾	1Eh	ADRESL ⁽²⁾	9Eh
ADCON0 ⁽²⁾	1Fh	ANSEL ⁽²⁾	9Fh
General Purpose Registers 64 Bytes	20h	accesses 20h-5Fh	A0h
	5Fh 60h		DFh E0h
Bank 0	7Fh	Bank 1	FFh
Dallk U		Dalik I	
Unimplemente 1: Not a physical 2: PIC12F675 on	register.	mory locations, rea	d as '0'

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD	Page
Bank 0											
00h	INDF ⁽¹⁾	Addressing	this Location	uses Conte	nts of FSR to	Address Dat	ta Memory			0000 0000	18,59
01h	TMR0	Timer0 Mod	ule's Registe	er						xxxx xxxx	27
02h	PCL	Program Co	ounter's (PC)	Least Signifi	icant Byte					0000 0000	17
03h	STATUS	IRP ⁽²⁾	RP1 ⁽²⁾	RP0	то	PD	Z	DC	С	0001 1xxx	11
04h	FSR	Indirect Data	a Memory Ac	dress Pointe	er				•	xxxx xxxx	18
05h	GPIO	_	—	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0	xx xxxx	19
06h	_	Unimpleme	nplemented							_	—
07h	—	Unimpleme	mplemented							_	_
08h	—	Unimpleme	implemented							_	_
09h	_	Unimpleme	nimplemented							_	—
0Ah	PCLATH	_	— — Write Buffer for Upper 5 bits of Program Counter						0 0000	17	
0Bh	INTCON	GIE	PEIE	T0IE	INTE	GPIE	T0IF	INTF	GPIF	0000 0000	13
0Ch	PIR1	EEIF	ADIF	_	_	CMIF	—	_	TMR1IF	00 00	15
0Dh	_	Unimpleme	nted							—	_
0Eh	TMR1L	Holding Reg	lolding Register for the Least Significant Byte of the 16-bit Timer1							xxxx xxxx	30
0Fh	TMR1H	Holding Reg	gister for the	Most Signific	ant Byte of th	ne 16-bit Tim	er1			xxxx xxxx	30
10h	T1CON	_	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	-000 0000	32
11h	_	Unimpleme	nted		•					—	_
12h	_	Unimpleme	nted							—	_
13h	_	Unimpleme	nted							_	_
14h	_	Unimpleme	nted							_	_
15h	_	Unimpleme	nted							—	_
16h	_	Unimpleme	nted							—	_
17h	_	Unimpleme	nted							—	_
18h	_	Unimpleme	nted							—	_
19h	CMCON	_	COUT		CINV	CIS	CM2	CM1	CM0	-0-0 0000	35
1Ah	—	Unimpleme	nted		•		•			—	_
1Bh	_	Unimpleme	nted							—	_
1Ch	_	Unimpleme	nted							—	_
1Dh	—	Unimpleme	nted								_
1Eh	ADRESH ⁽³⁾	Most Signifi	cant 8 bits of	the Left Shif	fted A/D Res	ult or 2 bits of	f the Right SI	nifted Result		xxxx xxxx	42
1Fh	ADCON0 ⁽³⁾	ADFM	VCFG	—	—	CHS1	CHS0	GO/DONE	ADON	00 0000	43,59

TABLE 2-1:	SPECIAL	FUNCTION	REGISTERS	SUMMARY

- = unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, Legend: shaded = unimplemented

Note 1: This is not a physical register.

These bits are reserved and should always be maintained as '0'.
 PIC12F675 only.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD	Page
Bank 1											
80h	INDF ⁽¹⁾	Addressing	this Location	uses Conte	nts of FSR to	Address Dat	ta Memory			0000 0000	18,59
81h	OPTION_REG	GPPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	12,28
82h	PCL	Program Co	unter's (PC)	Least Signifi	cant Byte					0000 0000	17
83h	STATUS	IRP ⁽²⁾	RP1 ⁽²⁾	RP0	TO	PD	Z	DC	С	0001 1xxx	11
84h	FSR	Indirect Data	lirect Data Memory Address Pointer							xxxx xxxx	18
85h	TRISIO	—	—	TRISI05	TRISIO4	TRISIO3	TRISIO2	TRISIO1	TRISIO0	11 1111	19
86h	_	Unimplemen	implemented					_	—		
87h	_	Unimplemer	nted							—	_
88h	_	Unimplemer	nted							—	_
89h	_	Unimplemer	nted							—	_
8Ah	PCLATH	_	_	—	Write Buffer	for Upper 5	bits of Progra	am Counter		0 0000	17
8Bh	INTCON	GIE	PEIE	T0IE	INTE	GPIE	T0IF	INTF	GPIF	0000 0000	13
8Ch	PIE1	EEIE	ADIE	_	_	CMIE	_	_	TMR1IE	00 00	14
8Dh	—	Unimplemen	nted							_	—
8Eh	PCON	—	—	—	_	—	_	POR	BOD	0x	16
8Fh	—	Unimplemen	nted							—	—
90h	OSCCAL	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	—	_	1000 00	16
91h	—	Unimplemen	nted							—	—
92h	—	Unimplemen	nted							—	—
93h	—	Unimplemen	nted							—	—
94h	—	Unimplemen	nted							—	—
95h	WPU	—	—	WPU5	WPU4	—	WPU2	WPU1	WPU0	11 -111	20
96h	IOC	—	—	IOC5	IOC4	IOC3	IOC2	IOC1	IOC0	00 0000	21
97h	—	Unimplemen	nted							—	—
98h	—	Unimplemen	nted							—	—
99h	VRCON	VREN	—	VRR	—	VR3	VR2	VR1	VR0	0-0- 0000	40
9Ah	EEDATA	Data EEPR	OM Data Reg	gister						0000 0000	47
9Bh	EEADR	_	Data EEPR	OM Address	Register					-000 0000	47
9Ch	EECON1	_	—	_	_	WRERR	WREN	WR	RD	x000	48
9Dh	EECON2 ⁽¹⁾	EEPROM C	ontrol Regist	ter 2							48
9Eh	ADRESL ⁽³⁾	Least Signif	icant 2 bits o	f the Left Shi	fted A/D Res	ult of 8 bits o	or the Right S	hifted Result		XXXX XXXX	42
9Fh	ANSEL ⁽³⁾	_	ADCS2	ADCS1	ADCS0	ANS3	ANS2	ANS1	ANS0	-000 1111	44,59

TABLE 2-1: SPECIAL FUNCTION REGISTERS SUMMARY (CONTINUED)

Legend: — = unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

Note 1: This is not a physical register.

2: These bits are reserved and should always be maintained as '0'.

3: PIC12F675 only.

2.2.2.1 STATUS Register

The STATUS register, shown in Register 2-1, contains:

- · the arithmetic status of the ALU
- · the RESET status
- the bank select bits for data memory (SRAM)

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any STATUS bits. For other instructions not affecting any STATUS bits, see the "Instruction Set Summary".

- Note 1: Bits IRP and RP1 (STATUS<7:6>) are not used by the PIC12F629/675 and should be maintained as clear. Use of these bits is not recommended, since this may affect upward compatibility with future products.
 - 2: The <u>C</u> and <u>DC</u> bits operate as a Borrow and <u>Digit</u> Borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

REGISTER 2-1:	STATUS — STATUS REGISTER (ADDRESS: 03h OR 83h)
---------------	--

	Reserved	Reserved	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x			
	IRP	RP1	RP0	TO	PD	Z	DC	С			
	bit 7							bit 0			
bit 7	IRP: This I	oit is reserve	d and shoul	d be mainta	ined as '0'						
bit 6	RP1: This	bit is reserve	ed and shou	ld be mainta	ained as '0'						
bit 5	0 = Bank (RP0: Register Bank Select bit (used for direct addressing) 0 = Bank 0 (00h - 7Fh) 1 = Bank 1 (80h - FFh)									
bit 4	1 = After p	TO: Time-out bit 1 = After power-up, CLRWDT instruction, or SLEEP instruction 0 = A WDT time-out occurred									
bit 3	1 = After p	PD : Power-down bit 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction									
bit 2		sult of an ari sult of an ari		• •)					
bit 1	For borrow 1 = A carry	arry/borrow , the polarity ,-out from the ry-out from t	is reversed e 4th low or	l. der bit of the	e result occu						
bit 0	1 = A carry	orrow bit (AD /-out from the ry-out from t	e Most Sign	ificant bit of	the result or	curred					
	Note:	Note: For borrow the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register									
	Legend:										
	R = Reada	able bit	W = W	/ritable bit	U = Unim	nplemented	bit, read as	'0'			

'1' = Bit is set

'0' = Bit is cleared

- n = Value at POR

x = Bit is unknown

2.2.2.2 OPTION Register

The OPTION register is a readable and writable register, which contains various control bits to configure:

- TMR0/WDT prescaler
- External GP2/INT interrupt
- TMR0
- Weak pull-ups on GPIO

REGISTER 2-2: OPTION_REG — OPTION REGISTER (ADDRESS: 81h)

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
	GPPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0		
	bit 7							bit 0		
bit 7		PIO Pull-up E								
	1 = GPIO pull-ups are disabled									
hit C		0 = GPIO pull-ups are enabled by individual port latch values								
bit 6	INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of GP2/INT pin									
		pt on falling	0							
bit 5	TOCS: TMI	R0 Clock Sc	ource Select	bit						
		ion on GP2/								
		l instruction	•	· ,						
bit 4		R0 Source E	-	bit sition on GP2						
		•		ition on GP2						
bit 3	PSA: Pres	caler Assigr	iment bit							
		ler is assign								
		0		MER0 modu	le					
bit 2-0	PS2:PS0:	Prescaler R	ate Select b	oits						
	E	Bit Value T	MR0 Rate	WDT Rate						
		000	1:2	1:1						
		001 010	1:4 1:8	1:2 1:4						
		011	1:16	1:8						
		100	1:32	1:16						
		101 110	1 : 64 1 : 128	1 : 32 1 : 64						
		111	1:256	1:128						
		ļ								

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented I	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Note: To achieve a 1:1 prescaler assignment for TMR0, assign the prescaler to the WDT by setting PSA bit to '1' (OPTION<3>). See Section 4.4.

2.2.2.3 INTCON Register

The INTCON register is a readable and writable register, which contains the various enable and flag bits for TMR0 register overflow, GPIO port change and external GP2/INT pin interrupts.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-3: INTCON — INTERRUPT CONTROL REGISTER (ADDRESS: 0Bh OR 8Bh)

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	GIE	PEIE	T0IE	INTE	GPIE	T0IF	INTF	GPIF				
	bit 7							bit 0				
bit 7	1 = Enable	GIE: Global Interrupt Enable bit 1 = Enables all unmasked interrupts 0 = Disables all interrupts										
bit 6	PEIE: Peripheral Interrupt Enable bit 1 = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts											
bit 5	T0IE: TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 interrupt 0 = Disables the TMR0 interrupt											
bit 4	INTE: GP2/INT External Interrupt Enable bit 1 = Enables the GP2/INT external interrupt 0 = Disables the GP2/INT external interrupt											
bit 3	1 = Enable	s the GPIO	errupt Enab port change port change	interrupt								
bit 2	1 = TMR0	register has	Interrupt Fla overflowed not overflow	(must be cle	eared in soft	ware)						
bit 1	1 = The GF	P2/INT exter	al Interrupt F mal interrupt mal interrupt	t occurred (r		red in softwa	are)					
bit 0	1 = When a	at least one	errupt Flag I of the GP5: GP0 pins hav	GP0 pins ch		(must be cl	eared in soff	ware)				
	Note 1:	IOC registe	er must also	be enabled	to enable ar	n interrupt-o	n-change.					
	2: T0IF bit is set when TIMER0 rolls over. TIMER0 is unchanged on RESET and should be initialized before clearing T0IF bit.											
	Legend:											
	R = Reada	ble bit	W = W	/ritable bit	U = Unin	nplemented	bit, read as	'0'				

'1' = Bit is set

'0' = Bit is cleared

- n = Value at POR

x = Bit is unknown

2.2.2.4 PIE1 Register

The PIE1 register contains the interrupt enable bits, as shown in Register 2-4.

Note: Bit PEIE (INTCON<6>) must be set to enable any peripheral interrupt.

REGISTER 2-4: PIE1 — PERIPHERAL INTERRUPT ENABLE REGISTER 1 (ADDRESS: 8Ch)

	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0	U-0	R/W-0
	EEIE	ADIE	_	_	CMIE	_	_	TMR1IE
	bit 7							bit 0
bit 7			ete Interrupt					
			ite complete					
bit 6					12F675 only)		
DIL O			nverter inte	•)		
			onverter inte	•				
bit 5-4	Unimplem	ented: Rea	d as '0'					
bit 3		•	errupt Enabl					
			arator interru arator interru	•				
bit 2-1	Unimplem	ented: Rea	d as '0'					
bit 0	TMR1IE: T	MR1 Overfle	ow Interrupt	Enable bit				
			overflow int	•				
	0 = Disable	es the TMR1	overflow in	terrupt				
	Legend:							
	R = Reada	ble bit	W = W	/ritable bit	U = Unim	plemented	bit, read as	'0'
	- n = Value	at POR	'1' = B	it is set	'0' = Bit is	s cleared	x = Bit is u	Inknown

2.2.2.5 PIR1 Register

bit

bit

bit bit

bit bit

The PIR1 register contains the interrupt flag bits, as shown in Register 2-5.

- n = Value at POR

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-5: PIR1 — PERIPHERAL INTERRUPT REGISTER 1 (ADDRESS: 0Ch)

	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0	U-0	R/W-0			
	EEIF	ADIF		_	CMIF		_	TMR1IF			
	bit 7							bit 0			
t 7	1 = The wr	ROM Write (ite operation ite operation	completed	(must be cle	eared in soft	,					
t 6	1 = The A/	ADIF: A/D Converter Interrupt Flag bit (PIC12F675 only) 1 = The A/D conversion is complete (must be cleared in software) 0 = The A/D conversion is not complete									
t 5-4	Unimplem	ented: Read	l as '0'								
t 3	1 = Compa	nparator Inte rator input h rator input h	as changed	(must be cl	eared in sof	tware)					
t 2-1	Unimplem	ented: Read	l as '0'								
t 0	1 = TMR1	Unimplemented: Read as '0' TMR1IF: TMR1 Overflow Interrupt Flag bit 1 = TMR1 register overflowed (must be cleared in software) 0 = TMR1 register did not overflow									
	Legend:										
	R = Reada	ble bit	W = W	ritable bit	U = Unim	plemented	bit, read as '	0'			

'0' = Bit is cleared

'1' = Bit is set

x = Bit is unknown

2.2.2.6 PCON Register

The Power Control (PCON) register contains flag bits to differentiate between a:

- Power-on Reset (POR)
- Brown-out Detect (BOD)
- Watchdog Timer Reset (WDT)
- External MCLR Reset

The PCON Register bits are shown in Register 2-6.

REGISTER 2-6: PCON — POWER CONTROL REGISTER (ADDRESS: 8Eh)

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-x
_	_	_	—	—	_	POR	BOD
bit 7							bit 0

bit 7-2 Unimplemented: Read as '0'

bit 1 **POR:** Power-on Reset STATUS bit

1 = No Power-on Reset occurred

0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)

bit 0 BOD: Brown-out Detect STATUS bit

- $\ensuremath{\mathtt{1}}$ = No Brown-out Detect occurred
- 0 = A Brown-out Detect occurred (must be set in software after a Brown-out Detect occurs)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

2.2.2.7 OSCCAL Register

bit 7-2

bit 1-0

The Oscillator Calibration register (OSCCAL) is used to calibrate the internal 4 MHz oscillator. It contains 6 bits to adjust the frequency up or down to achieve 4 MHz.

The OSCCAL register bits are shown in Register 2-7.


REGISTER 2-7: OSCCAL — OSCILLATOR CALIBRATION REGISTER (ADDRESS: 90h)

R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0		
CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	—	_		
bit 7 bit									
100000 = Center frequency 000000 = Minimum frequency Unimplemented: Read as '0'									
Unimpleme	ented: Rea	1 45 0							
Unimpleme Legend: R = Readab			/ritable bit		plomontod	bit, read as '	·0'		

2.3 PCL and PCLATH

The program counter (PC) is 13-bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<12:8>) is not directly readable or writable and comes from PCLATH. On any RESET, the PC is cleared. Figure 2-3 shows the two situations for the loading of the PC. The upper example in Figure 2-3 shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH). The lower example in Figure 2-3 shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> \rightarrow PCH).

FIGURE 2-3: LOADING OF PC IN DIFFERENT SITUATIONS



2.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When performing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to the Application Note *"Implementing a Table Read"* (AN556).

2.3.2 STACK

The PIC12F629/675 family has an 8-level deep x 13-bit wide hardware stack (see Figure 2-1). The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed, or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

- Note 1: There are no STATUS bits to indicate stack overflow or stack underflow conditions.
 - 2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions, or the vectoring to an interrupt address.

2.4 Indirect Addressing, INDF and FSR Registers

The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.


Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses data pointed to by the File Select register (FSR). Reading INDF itself indirectly will produce 00h. Writing to the INDF register indirectly results in a no operation (although STATUS bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 2-4.

A simple program to clear RAM location 20h-2Fh using indirect addressing is shown in Example 2-1.

EXAMPLE 2-1: INDIRECT ADDRESSING

	movlw	0x20	;initialize pointer
	movwf	FSR	;to RAM
NEXT	clrf	INDF	;clear INDF register
	incf	FSR	;inc pointer
	btfss	FSR,4	;all done?
	goto	NEXT	;no clear next
CONTINUE			;yes continue

FIGURE 2-4: DIRECT/INDIRECT ADDRESSING PIC12F629/675



3.0 GPIO PORT

There are as many as six general purpose I/O pins available. Depending on which peripherals are enabled, some or all of the pins may not be available as general purpose I/O. In general, when a peripheral is enabled, the associated pin may not be used as a general purpose I/O pin.

Note:	Additional information on I/O ports may be
	found in the PICmicro™ Mid-Range Refer-
	ence Manual, (DS33023)

3.1 GPIO and the TRISIO Registers

GPIO is an 6-bit wide, bi-directional port. The corresponding data direction register is TRISIO. Setting a TRISIO bit (= 1) will make the corresponding GPIO pin an input (i.e., put the corresponding output driver in a Hi-impedance mode). Clearing a TRISIO bit (= 0) will make the corresponding GPIO pin an output (i.e., put the contents of the output latch on the selected pin). The exception is GP3, which is input only and its TRISIO bit will always read as '1'. Example 3-1 shows how to initialize GPIO.

Reading the GPIO register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified, and then written to the port data latch. GP3 reads '0' when MCLREN = 1.

The TRISIO register controls the direction of the GP pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISIO

register are maintained set when using them as analog inputs. I/O pins configured as analog inputs always read '0'.

Note:	The ANSEL (9Fh) and CMCON (19h) registers (9Fh) must be initialized to						
	configure an analog channel as a digital						
	input. Pins configured as analog inputs will read '0'. The ANSEL register is defined for						
	the PIC12F675.						

EXAMPLE 3-1: INITIALIZING GPIO

bcf	STATUS, RPO	;Bank 0
clrf	GPIO	;Init GPIO
movlw	07h	;Set GP<2:0> to
movwf	CMCON	;digital IO
bsf	STATUS, RPO	;Bank 1
clrf	ANSEL	;Digital I/O
movlw	0Ch	;Set GP<3:2> as inputs
movwf	TRISIO	;and set GP<5:4,1:0>
		;as outputs

3.2 Additional Pin Functions

Every GPIO pin on the PIC12F629/675 has an interrupt-on-change option and every GPIO pin, except GP3, has a weak pull-up option. The next two sections describe these functions.

3.2.1 WEAK PULL-UP

Each of the GPIO pins, except GP3, has an individually configurable weak internal pull-up. Control bits WPUx enable or disable each pull-up. Refer to Register 3-3. Each weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset by the GPPU bit (OPTION<7>).

REGISTER 3-1: GPIO — GPIO REGISTER (ADDRESS: 05h)

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	_	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
bit 7							bit 0

bit 7-6: Unimplemented: Read as '0'

bit 5-0: **GPIO<5:0>**: General Purpose I/O pin.

1 = Port pin is >VIH

0 = Port pin is <VIL

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-6 bit 5-4

bit 3

REGISTER 3-2: TRISIO — GPIO TRISTATE REGISTER (ADDRESS: 85h)

U-0	U-0	R/W-x	R/W-x	R-1	R/W-x	R/W-x	R/W-x
_	—	TRISI05	TRISIO4	TRISIO3	TRISIO2	TRISIO1	TRISIO0
bit 7							bit 0

bit 7-6: **Unimplemented**: Read as '0'

bit 5-0: **TRISIO<5:0>**: General Purpose I/O Tri-State Control bit

1 = GPIO pin configured as an input (tri-stated)

0 = GPIO pin configured as an output.

Note: TRISIO<3> always reads 1.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 3-3: WPU — WEAK PULL-UP REGISTER (ADDRESS: 95h)

U-0	U-0	R/W-1	R/W-1	U-0	R/W-1	R/W-1	R/W-1	
—		WPU5	WPU4		WPU2	WPU1	WPU0	
bit 7							bit 0	
Unimplemented: Read as '0'								
•		-up Register	· bit					
1 = Pull-up enabled								
0 = Pull-up disabled								
Unimplemented: Read as '0'								

bit 2-0 WPU<2:0>: Weak Pull-up Register bit

- 1 = Pull-up enabled
- 0 = Pull-up disabled
- **Note 1:** Global GPPU must be enabled for individual pull-ups to be enabled.
 - 2: The weak pull-up device is automatically disabled if the pin is in Output mode (TRISIO = 0).

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

3.2.2 INTERRUPT-ON-CHANGE

Each of the GPIO pins is individually configurable as an interrupt-on-change pin. Control bits IOC enable or disable the interrupt function for each pin. Refer to Register 3-4. The interrupt-on-change is disabled on a Power-on Reset.

For enabled interrupt-on-change pins, the values are compared with the old value latched on the last read of GPIO. The 'mismatch' outputs of the last read are OR'd together to set, the GP Port Change Interrupt flag bit (GPIF) in the INTCON register. This interrupt can wake the device from SLEEP. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of GPIO. This will end the mismatch condition.
- b) Clear the flag bit GPIF.

A mismatch condition will continue to set flag bit GPIF. Reading GPIO will end the mismatch condition and allow flag bit GPIF to be cleared.

Note: If a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then the GPIF interrupt flag may not get set.

REGISTER 3-4: IOC — INTERRUPT-ON-CHANGE GPIO REGISTER (ADDRESS: 96h)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	IOC5	IOC4	IOC3	IOC2	IOC1	IOC0
bit 7							bit 0

bit 7-6 Unimplemented: Read as '0'

bit 5-0 IOC<5:0>: Interrupt-on-Change GPIO Control bit

1 = Interrupt-on-change enabled

0 = Interrupt-on-change disabled

Note 1: Global interrupt enable (GIE) must be enabled for individual interrupts to be recognized.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

3.3 Pin Descriptions and Diagrams

Each GPIO pin is multiplexed with other functions. The pins and their combined functions are briefly described here. For specific information about individual functions such as the comparator or the A/D, refer to the appropriate section in this Data Sheet.

3.3.1 GP0/AN0/CIN+

Figure 3-1 shows the diagram for this pin. The GP0 pin is configurable to function as one of the following:


- a general purpose I/O
- an analog input for the A/D (PIC12F675 only)
- · an analog input to the comparator

3.3.2 GP1/AN1/CIN-/VREF

Figure 3-1 shows the diagram for this pin. The GP1 pin is configurable to function as one of the following:

- as a general purpose I/O
- an analog input for the A/D (PIC12F675 only)
- · an analog input to the comparator
- a voltage reference input for the A/D (PIC12F675 only)

FIGURE 3-1: BLOCK DIAGRAM OF GP0 AND GP1 PINS



3.3.3 GP2/AN2/T0CKI/INT/COUT

Figure 3-2 shows the diagram for this pin. The GP2 pin is configurable to function as one of the following:


- a general purpose I/O
- an analog input for the A/D (PIC12F675 only)
- the clock input for TMR0
- · an external edge triggered interrupt
- a digital output from the comparator


FIGURE 3-2: **BLOCK DIAGRAM OF GP2** Analog Input Mode Data Bus Q D Vdd WR CK Q Weak WPU - GPPU RD WPU Analog COUT Input Mode Enable Vdd D Q \downarrow WR СК Q COUT PORT 1 \times 0 I/O pin ф D Q Vss WR CK Q TRISI Analog Input Mode γ. RD TRISI ð RD PORT Q D Q D WR CK Q IOC EN RD IOC D Q ΕN Interrupt-on-Change RD PORT To TMR0 To INT To A/D Converter

3.3.4 GP3/MCLR/VPP

Figure 3-3 shows the diagram for this pin. The GP3 pin is configurable to function as one of the following:

- a general purpose input
- as Master Clear Reset






3.3.5 GP4/AN3/T1G/OSC2/CLKOUT

Figure 3-4 shows the diagram for this pin. The GP4 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the A/D (PIC12F675 only)
- · a TMR1 gate input
- · a crystal/resonator connection
- · a clock output


FIGURE 3-4: BLOCK DIAGRAM OF GP4




3.3.6 GP5/T1CKI/OSC1/CLKIN

Figure 3-5 shows the diagram for this pin. The GP5 pin is configurable to function as one of the following:

- a general purpose I/O
- · a TMR1 clock input
- a crystal/resonator connection
- · a clock input



5: BLOCK DIAGRAM OF GP5



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOD	Value on all other RESETS
05h	GPIO	_	—	GP5	GP4	GP3	GP2	GP1	GP0	xx xxxx	uu uuuu
0Bh/8Bh	INTCON	GIE	PEIE	T0IE	INTE	GPIE	T0IF	INTF	GPIF	0000 0000	0000 000u
19h	CMCON	_	COUT	_	CINV	CIS	CM2	CM1	CM0	-0-0 0000	-0-0 0000
81h	OPTION_REG	GPPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
85h	TRISIO	_	_	TRISIO5	TRISIO4	TRISIO3	TRISIO2	TRISIO1	TRISIO0	11 1111	11 1111
95h	WPU	_	_	WPU5	WPU4	_	WPU2	WPU1	WPU0	11 -111	11 -111
96h	IOC	_	_	IOC5	IOC4	IOC3	IOC2	IOC1	IOC0	00 0000	00 0000
9Fh	ANSEL	_	ADCS2	ADCS1	ADCS0	ANS3	ANS2	ANS1	ANS0	-000 1111	-000 1111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by GPIO.

NOTES:

4.0 TIMER0 MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- Readable and writable
- 8-bit software programmable prescaler
- · Internal or external clock select
- · Interrupt on overflow from FFh to 00h
- Edge select for external clock

Figure 4-1 is a block diagram of the Timer0 module and the prescaler shared with the WDT.

Note:		information				
	module is available in the PICmicro [™] Mid-					
	Range Reference Manual, (DS33023).					

4.1 Timer0 Operation

Timer mode is selected by clearing the T0CS bit (OPTION_REG<5>). In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If TMR0 is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.


Counter mode is selected by setting the T0CS bit (OPTION_REG<5>). In this mode, the Timer0 module will increment either on every rising or falling edge of pin GP2/T0CKI. The incrementing edge is determined by the source edge (T0SE) control bit (OPTION_REG<4>). Clearing the T0SE bit selects the rising edge.

Note: Counter mode has specific external clock requirements. Additional information on these requirements is available in the PICmicro[™] Mid-Range Reference Manual, (DS33023).

4.2 Timer0 Interrupt

A Timer0 interrupt is generated when the TMR0 register timer/counter overflows from FFh to 00h. This overflow sets the T0IF bit. The interrupt can be masked by clearing the T0IE bit (INTCON<5>). The T0IF bit (INTCON<2>) must be cleared in software by the Timer0 module Interrupt Service Routine before reenabling this interrupt. The Timer0 interrupt cannot wake the processor from SLEEP since the timer is shut-off during SLEEP.





4.3 Using Timer0 with an External Clock

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI, with the internal phase clocks, is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

Note: The ANSEL (9Fh) and CMCON (19h) registers must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'. The ANSEL register is defined for the PIC12F675.

REGISTER 4-1: OPTION_REG — OPTION REGISTER (ADDRESS: 81h)

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	GPPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0
	bit 7							bit 0
bit 7	1 = GPIO	PIO Pull-up E pull-ups are pull-ups are	disabled	individual po	rt latch valu	es		
bit 6	1 = Interru	nterrupt Edg pt on rising e pt on falling	edge of GP2	2/INT pin				
bit 5	1 = Transit	R0 Clock So ion on GP2/ I instruction	T0CKI pin					
bit 4	1 = Increm	R0 Source E lent on high- lent on low-te	to-low trans	ition on GP2	•			
bit 3	1 = Presca	caler Assign Iler is assign Iler is assign	ed to the W		le			
bit 2-0	PS2:PS0:	Prescaler R	ate Select b	its				
	I	Bit Value T	MR0 Rate	WDT Rate				
	-	000 001 010 011 100 101 110 111	1:2 1:4 1:8 1:16 1:32 1:64 1:128 1:256	1 : 1 1 : 2 1 : 4 1 : 8 1 : 16 1 : 32 1 : 64 1 : 128				

L	egend:			
R	t = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
-	n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

4.4 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer. For simplicity, this counter will be referred to as "prescaler" throughout this Data Sheet. The prescaler assignment is controlled in software by the control bit PSA (OPTION_REG<3>). Clearing the PSA bit will assign the prescaler to Timer0. Prescale values are selectable via the PS2:PS0 bits (OPTION_REG<2:0>).

The prescaler is not readable or writable. When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x...etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer.

4.4.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on the fly" during program execution). To avoid an unintended device RESET, the following instruction sequence (Example 4-1) must be executed when changing the prescaler assignment from Timer0 to WDT.

EXAMPLE 4-1: CHANGING PRESCALER (TIMER0→WDT)

bcf	STATUS, RPO	;Bank 0
clrwdt		;Clear WDT
clrf	TMR0	;Clear TMR0 and
		; prescaler
bsf	STATUS, RPO	;Bank 1
movlw	b'00101111'	;Required if desired
movwf	OPTION_REG	; PS2:PS0 is
clrwdt		; 000 or 001
		;
movlw	b'00101xxx'	;Set postscaler to
movwf	OPTION_REG	; desired WDT rate
bcf	STATUS, RPO	;Bank 0

To change prescaler from the WDT to the TMR0 module, use the sequence shown in Example 4-2. This precaution must be taken even if the WDT is disabled.

EXAMPLE 4-2: CHANGING PRESCALER (WDT \rightarrow TIMER0)

clrwdt		;Clear WDT and
bsf	STATUS, RPO	; postscaler ;Bank 1
movlw	b'xxxx0xxx'	;Select TMR0, ; prescale, and ; clock source
movwf bcf	OPTION_REG STATUS,RP0	; ;Bank O

TABLE 4-1: REGISTERS ASSOCIATED WITH TIMER0

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD	Value on all other RESETS		
01h	TMR0	Timer0 Module Register								XXXX XXXX	uuuu uuuu		
0Bh/8Bh	INTCON	GIE	PEIE	TOIE	INTE	GPIE	T0IF	INTF	GPIF	0000 0000	0000 000u		
81h	OPTION_REG	GPPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111		
85h	TRISIO	_	_	TRISIO5	TRISIO4	TRISIO3	TRISIO2	TRISIO1	TRISIO0	11 1111	11 1111		

Legend: — = Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used by the Timer0 module.

5.0 TIMER1 MODULE WITH GATE CONTROL


The PIC12F629/675 devices have a 16-bit timer. Figure 5-1 shows the basic block diagram of the Timer1 module. Timer1 has the following features:

- 16-bit timer/counter (TMR1H:TMR1L)
- · Readable and writable
- Internal or external clock selection
- · Synchronous or asynchronous operation
- Interrupt on overflow from FFFFh to 0000h
- Wake-up upon overflow (Asynchronous mode)
- Optional external enable input (T1G)
- · Optional LP oscillator

FIGURE 5-1: TIMER1 BLOCK DIAGRAM

The Timer1 Control register (T1CON), shown in Register 5-1, is used to enable/disable Timer1 and select the various features of the Timer1 module.

Note: Additional information on timer modules is available in the PICmicro[™] Mid-Range Reference Manual, (DS33023).



5.1 Timer1 Modes of Operation

Timer1 can operate in one of three modes:

- 16-bit timer with prescaler
- 16-bit synchronous counter
- · 16-bit asynchronous counter

In Timer mode, Timer1 is incremented on every instruction cycle. In Counter mode, Timer1 is incremented on the rising edge of the external clock input T1CKI. In addition, the Counter mode clock can be synchronized to the microcontroller system clock or run asynchronously.

In Counter and Timer modules, the counter/timer clock can be gated by the $\overline{T1G}$ input.

If an external clock oscillator is needed (and the microcontroller is using the INTOSC w/o CLKOUT), Timer1 can use the LP oscillator as a clock source.

Note:	In Counter mode, a falling edge must be							
	registered by the counter prior to the first							
	incrementing rising edge.							

5.2 Timer1 Interrupt

The Timer1 register pair (TMR1H:TMR1L) increments to FFFFh and rolls over to 0000h. When Timer1 rolls over, the Timer1 interrupt flag bit (PIR1<0>) is set. To enable the interrupt on rollover, you must set these bits:

- Timer1 interrupt Enable bit (PIE1<0>)
- PEIE bit (INTCON<6>)
- GIE bit (INTCON<7>).


The interrupt is cleared by clearing the TMR1IF in the Interrupt Service Routine.

Note: The TMR1H:TTMR1L register pair and the TMR1IF bit should be cleared before enabling interrupts.

5.3 Timer1 Prescaler

Timer1 has four prescaler options allowing 1, 2, 4, or 8 divisions of the clock input. The T1CKPS bits (T1CON<5:4>) control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMR1H or TMR1L.

FIGURE 5-2: TIMER1 INCREMENTING EDGE



U-0 — bit 7	R/W-0 TMR1GE	R/W-0 T1CKPS1	R/W-0 T1CKPS0	R/W-0	R/W-0	R/W-0	R/W-0				
	TMR1GE	T1CKPS1	T1CKPS0								
				T1OSCEN	T1SYNC	TMR1CS	TMR10N				
							bit 0				
Unimplem	ented: Rea	d as '0'									
•											
<u>If TMR1ON = 0:</u>											
This bit is ignored											
0 = Timer1 is on											
bit 5-4 T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits											
00 = 1:1 P	rescale Valu	ie									
				<u>).</u>							
0 = LP osc	illator is off										
<u>Else:</u> This hit is i	aporod										
	-	rnal Clock I	nnut Synchr	onization Cor	atrol bit						
			nput Synchi								
		nal clock inp	out								
This bit is ignored. Timer1 uses the internal clock.											
	•										
		DIL									
0 = Stops 7	Fimer1										
Legend:											
-	ble bit	VV = V	Vritable bit	U = Unim	plemented	bit, read as	'0'				
- n = Value	at POR	'1' = E	Bit is set		•	-					
	If TMR1ONThis bit is isIf TMR1ON1 = Timer10 = Timer1T1CKPS1:11 = 1:8 Pi10 = 1:4 Pi01 = 1:2 Pi00 = 1:1 PiT1OSCENIf INTOSC1 = LP osc0 = LP oscElse:This bit is isTMR1CS =1 = Do not0 = SynchrTMR1CS:1 = Externa0 = InternaTMR1ON:1 = Enable0 = Stops TLegend:R = Reada	If TMR1ON = 0: This bit is ignored If TMR1ON = 1: 1 = Timer1 is on if T1C 0 = Timer1 is on T1CKPS1:T1CKPS0: 11 = 1:8 Prescale Valu 10 = 1:4 Prescale Valu 01 = 1:2 Prescale Valu 00 = 1:1 Prescale Valu 00 = 1:1 Prescale Valu 00 = 1:1 Prescale Valu 1 = LP oscillator is ena 0 = LP oscillator is ena 0 = LP oscillator is off Else: This bit is ignored T1SYNC: Timer1 Exter TMR1CS = 1: 1 = Do not synchronize 0 = Synchronize extern TMR1CS: Timer1 Cloc 1 = External clock from 0 = Internal clock (Fos TMR1ON: Timer1 On 1 = Enables Timer1 0 = Stops Timer1	If TMR1ON = 0: This bit is ignoredIf TMR1ON = 1: 1 = Timer1 is on if T1G pin is low 0 = Timer1 is onT1CKPS1:T1CKPS0: Timer1 Input 11 = 1:8 Prescale Value 10 = 1:4 Prescale Value 01 = 1:2 Prescale Value 00 = 1:1 Prescale ValueT1OSCEN: LP Oscillator Enable O If INTOSC without CLKOUT oscill 1 = LP oscillator is enabled for Time 0 = LP oscillator is enabled for Time 0 = LP oscillator is offElse: This bit is ignoredT1SYNC: Timer1 External Clock I TMR1CS = 1: 1 = Do not synchronize external clock inp TMR1CS = 0: This bit is ignored. Timer1 uses th TMR1CS: Timer1 Clock Source S 1 = External clock from T10SO/T 0 = Internal clock (Fosc/4)TMR1ON: Timer1 On bit 1 = Enables Timer1 0 = Stops Timer1Legend: R = Readable bitW = W	This bit is ignoredIf TMR1ON = 1:1 = Timer1 is on if T1G pin is low0 = Timer1 is onT1CKPS1:T1CKPS0: Timer1 Input Clock Press11 = 1:8 Prescale Value10 = 1:4 Prescale Value01 = 1:2 Prescale Value00 = 1:1 Prescale Value00 = 1:1 Prescale ValueT1OSCEN: LP Oscillator Enable Control bitIf INTOSC without CLKOUT oscillator is active1 = LP oscillator is enabled for Timer1 clock0 = LP oscillator is enabled for Timer1 clock0 = LP oscillator is offElse:This bit is ignoredTISYNC: Timer1 External Clock Input SynchromizeTMR1CS = 1:1 = Do not synchronize external clock input0 = Synchronize external clock inputTMR1CS = 0:This bit is ignored. Timer1 uses the internal clockTMR1CS: Timer1 Clock Source Select bit1 = External clock (Fosc/4)TMR1ON: Timer1 On bit1 = Enables Timer10 = Stops Timer10 = Stops Timer1R = Readable bit	If TMR1ON = 0: This bit is ignoredIf TMR1ON = 1: 1 = Timer1 is on if T1G pin is low 0 = Timer1 is onT1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select M 11 = 1:8 Prescale Value 10 = 1:4 Prescale Value 00 = 1:1 Prescale Value 00 = 1:1 Prescale ValueT1OSCEN: LP Oscillator Enable Control bit If INTOSC without CLKOUT oscillator is active: 1 = LP oscillator is enabled for Timer1 clock 0 = Synchronize external clock input 0 = Synchronize external clock input 1 = Do not synchronize external clock input 1 = Synchronize external clock input 1 = External clock from T1OSO/T1CKI pin (on the rising ed 0 = Internal clock (Fosc/4)TMR1ON: Timer1 On bit 1 = Enables Timer1 0 = Stops Timer1Legend: R = Readable bitW = Writable bitU = Unim U = Unim	If TMR1ON = 0:This bit is ignoredIf TMR1ON = 1:1 = Timer1 is on if T1G pin is low0 = Timer1 is onT1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits11 = 1:8 Prescale Value00 = 1:4 Prescale Value00 = 1:1 Prescale Value00 = 1:1 Prescale ValueT1OSCEN: LP Oscillator Enable Control bitIf INTOSC without CLKOUT oscillator is active:1 = LP oscillator is enabled for Timer1 clock0 = LP oscillator is enabled for Timer1 clock0 = LP oscillator is offElse:This bit is ignoredT1SYNC: Timer1 External Clock Input Synchronization Control bitTMR1CS = 1:1 = Do not synchronize external clock input0 = Synchronize external clock input0 = Synchronize external clock inputTMR1CS = 0:This bit is ignored. Timer1 uses the internal clock.TMR1CS: Timer1 Clock Source Select bit1 = External clock (Fosc/4)TMR1ON: Timer1 On bit1 = Enables Timer10 = Stops Timer10 = Sto	If TMR1ON = 0: This bit is ignored If TMR1ON = 1: 1 = Timer1 is on if T1G pin is low 0 = Timer1 is on T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits 11 = 1:8 Prescale Value 00 = 1:4 Prescale Value 01 = 1:2 Prescale Value 00 = 1:1 Prescale Value 00 = 1:1 Prescale Value 01 = 1:2 Prescale Value 00 = 1:1 Prescale Value TOSCEN: LP Oscillator Enable Control bit If INTOSC without CLKOUT oscillator is active: 1 = LP oscillator is enabled for Timer1 clock 0 = LP oscillator is off Else: This bit is ignored T1SYNC: Timer1 External Clock Input Synchronization Control bit TMR1CS = 1: 1 = Do not synchronize external clock input 0 = Synchronize external clock input 0 = Synchronize external clock input 1 = External clock from T1OSO/T1CKI pin (on the rising edge) 0 = Internal clock (Fosc/4) TMR1ON: Timer1 On bit 1 = Enables Timer1 0 = Stops Timer1 0 = Stops Timer1 0 = Stops Timer1 Legend: R = Readable bit				

REGISTER 5-1: T1CON — TIMER1 CONTROL REGISTER (ADDRESS: 10h)

5.4 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC (T1CON<2>) is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during SLEEP and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (Section 5.4.1).

Note: The ANSEL (9Fh) and CMCON (19h) registers must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'. The ANSEL register is defined for the PIC12F675.

5.4.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L, while the timer is running from an external asynchronous clock, will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the timer register.

Reading the 16-bit value requires some care. Examples 12-2 and 12-3 in the PICmicro[™] Mid-Range MCU Family Reference Manual (DS33023) show how to read and write Timer1 when it is running in Asynchronous mode.

5.5 Timer1 Oscillator

A crystal oscillator circuit is built-in between pins OSC1 (input) and OSC2 (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON<3>). The oscillator is a low power oscillator rated up to 37 kHz. It will continue to run during SLEEP. It is primarily intended for a 32 kHz crystal. Table 9-2 shows the capacitor selection for the Timer1 oscillator.

The Timer1 oscillator is shared with the system LP oscillator. Thus, Timer1 can use this mode only when the system clock is derived from the internal oscillator. As with the system LP oscillator, the user must provide a software time delay to ensure proper oscillator start-up

While enabled, TRISIO4 and TRISIO5 are set. GP4 and GP5 read '0' and TRISIO4 and TRISIO5 are read '1'.

Note: The oscillator requires a start-up and stabilization time before use. Thus, T1OSCEN should be set and a suitable delay observed prior to enabling Timer1.

5.6 Timer1 Operation During SLEEP

Timer1 can only operate during SLEEP when setup in Asynchronous Counter mode. In this mode, an external crystal or clock source can be used to increment the counter. To setup the timer to wake the device:

- Timer1 must be on (T1CON<0>)
- TMR1IE bit (PIE1<0>) must be set
- PEIE bit (INTCON<6>) must be set

The device will wake-up on an overflow. If the GIE bit (INTCON<7>) is set, the device will wake-up and jump to the Interrupt Service Routine on an overflow.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		e on BOD	all c	Value on all other RESETS	
0Bh/8Bh	INTCON	GIE	PEIE	TOIE	INTE	GPIE	T0IF	INTF	GPIF	0000	0000	0000	000u	
0Ch	PIR1	EEIF	ADIF	_	_	CMIF	-	_	TMR1IF	00	00	00	00	
0Eh	TMR1L	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register									XXXX	uuuu	uuuu	
0Fh	TMR1H	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register									XXXX	uuuu	uuuu	
10h	T1CON	-	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	-000	0000	-uuu	uuuu	
8Ch	PIE1	EEIE	ADIE	_	_	CMIE	_	_	TMR1IE	00	00	00	00	

TABLE 5-1: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

NOTES:

6.0 COMPARATOR MODULE

The PIC12F629/675 devices have one analog comparator. The inputs to the comparator are multiplexed with the GP0 and GP1 pins. There is an on-chip Comparator Voltage Reference that can also

be applied to an input of the comparator. In addition, GP2 can be configured as the comparator output. The Comparator Control Register (CMCON), shown in Register 6-1, contains the bits to control the comparator.

REGISTER 6-1: CMCON — COMPARATOR CONTROL REGISTER (ADDRESS: 19h)

	U-0	R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	—	COUT	—	CINV	CIS	CM2	CM1	CM0			
	bit 7					•		bit 0			
bit 7	Unimplemented: Read as '0'										
bit 6		nparator Ou	tput bit								
	When CINV										
	1 = VIN+ >										
	0 = VIN+ < When CIN										
	1 = VIN+ <										
	0 = VIN+ >										
bit 5	Unimplem	ented: Read	d as '0'								
bit 4	CINV: Com	parator Out	put Inversio	n bit							
	1 = Output										
	•	not inverted									
bit 3		arator Input									
	-	<u>::CM0 = 110</u> nnects to Cl	-								
		nnects to Cl									
bit 2-0		Comparato									
5112 0		•	Comparator I	modes and (CM2:CM0 bi	it settings					
	5		·			0					
	Legend:										
	R = Reada	ble bit	W = W	ritable bit	U = Unim	nplemented	bit, read as '	0'			
	- n = Value	at POR	'1' = B	it is set	'0' = Bit i	s cleared	x = Bit is u	nknown			

6.1 Comparator Operation

A single comparator is shown in Figure 6-1, along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 6-1 represent the uncertainty due to input offsets and response time.

Note:	To use CIN+ and CIN- pins as analog
	inputs, the appropriate bits must be
	programmed in the CMCON (19h) register.


The polarity of the comparator output can be inverted by setting the CINV bit (CMCON<4>). Clearing CINV results in a non-inverted output. A complete table showing the output state versus input conditions and the polarity bit is shown in Table 6-1.

TABLE 6-1: OUTPUT STATE VS. INPUT CONDITIONS

Input Conditions	CINV	COUT
VIN- > VIN+	0	0
Vin- < Vin+	0	1
VIN- > VIN+	1	1
Vin- < Vin+	1	0



SINGLE COMPARATOR




6.2 Comparator Configuration

There are eight modes of operation for the comparator. The CMCON register, shown in Register 6-1, is used to select the mode. Figure 6-2 shows the eight possible modes. The TRISIO register controls the data direction of the comparator pins for each mode. If the Comparator mode is changed, the comparator output level may not be valid for a specified period of time. Refer to the specifications in Section 12.0.

Note: Comparator interrupts should be disabled during a Comparator mode change. Otherwise, a false interrupt may occur.

FIGURE 6-2: COMPARATOR I/O OPERATING MODES




6.3 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 6-3. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this

range by more than 0.6V in either direction, one of the diodes is forward biased and a latchup may occur. A maximum source impedance of $10 \text{ k}\Omega$ is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.

FIGURE 6-3: ANALOG INPUT MODE




6.4 Comparator Output

The comparator output, COUT, is read through the CMCON register. This bit is read only. The comparator output may also be directly output to the GP2 pin in three of the eight possible modes, as shown in Figure 6-2. When in one of these modes, the output on GP2 is asynchronous to the internal clock. Figure 6-4 shows the comparator output block diagram.

The TRISIO<2> bit functions as an output enable/ disable for the GP2 pin while the comparator is in an Output mode.

- Note 1: When reading the GPIO register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert an analog input according to the TTL input specification.
 - 2: Analog levels on any pin that is defined as a digital input, may cause the input buffer to consume more current than is specified.

FIGURE 6-4: MODIFIED COMPARATOR OUTPUT BLOCK DIAGRAM



6.5 Comparator Reference

The comparator module also allows the selection of an internally generated voltage reference for one of the comparator inputs. The internal reference signal is used for four of the eight Comparator modes. The VRCON register, Register 6-2, controls the voltage reference module shown in Figure 6-5.

6.5.1 CONFIGURING THE VOLTAGE REFERENCE

The voltage reference can output 32 distinct voltage levels, 16 in a high range and 16 in a low range.


The following equations determine the output voltages:

VRR = 1 (low range): CVREF = (VR3:VR0 / 24) x VDD VRR = 0 (high range): CVREF = (VDD / 4) + (VR3:VR0 x VDD / 32)

6.5.2 VOLTAGE REFERENCE ACCURACY/ERROR

The full range of VSS to VDD cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 6-5) keep CVREF from approaching VSS or VDD. The Voltage Reference is VDD derived and therefore, the CVREF output changes with fluctuations in VDD. The tested absolute accuracy of the Comparator Voltage Reference can be found in Section 12.0.





6.6 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output is ensured to have a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise, the maximum delay of the comparators should be used (Table 12-7).

6.7 Operation During SLEEP

Both the comparator and voltage reference, if enabled before entering SLEEP mode, remain active during SLEEP. This results in higher SLEEP currents than shown in the power-down specifications. The additional current consumed by the comparator and the voltage reference is shown separately in the specifications. To minimize power consumption while in SLEEP mode, turn off the comparator, CM2:CM0 = 111, and voltage reference, VRCON<7> = 0. While the comparator is enabled during SLEEP, an interrupt will wake-up the device. If the device wakes up from SLEEP, the contents of the CMCON and VRCON registers are not affected.

6.8 Effects of a RESET

A device RESET forces the CMCON and VRCON registers to their RESET states. This forces the comparator module to be in the Comparator Reset mode, CM2:CM0 = 000 and the voltage reference to its off state. Thus, all potential inputs are analog inputs with the comparator and voltage reference disabled to consume the smallest current possible.

PIC12F629/675

51ER 6-2:	VRCON-	VRCON — VOLTAGE REFERENCE CONTROL REGISTER (ADDRESS: 99h)										
	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	VREN	_	VRR		VR3	VR2	VR1	VR0				
	bit 7						·	bit 0				
bit 7	VREN: CVR 1 = CVREF (0 = CVREF (circuit powe	ered on	no IDD drain								
bit 6	Unimpleme	ented: Read	d as '0'									
bit 5	VRR: CVRE 1 = Low ran 0 = High rar	ige	election bit									
bit 4	Unimpleme	ented: Read	d as '0'									
bit 3-0	When VRR	VR3:VR0: CVREF value selection $0 \le VR$ [3:0] ≤ 15 When VRR = 1: CVREF = (VR3:VR0 / 24) * VDD When VRR = 0: CVREF = VDD/4 + (VR3:VR0 / 32) * VDD										
	Legend:											
	R = Readab	ole bit	W = W	/ritable bit	U = Unin	nplemented	bit, read as	'0'				
	- n = Value	at POR	'1' = B	it is set	'0' = Bit i	s cleared	x = Bit is u	inknown				

REGISTER 6-2: VRCON - VOLTAGE REFERENCE CONTROL REGISTER (ADDRESS: 99h)

6.9 Comparator Interrupts

The comparator interrupt flag is set whenever there is a change in the output value of the comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<6>, to determine the actual change that has occurred. The CMIF bit, PIR1<3>, is the comparator interrupt flag. This bit must be reset in software by clearing it to '0'. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

The CMIE bit (PIE1<3>) and the PEIE bit (INTCON<6>) must be set to enable the interrupt. In addition, the GIE bit must also be set. If any of these bits are cleared, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.

The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of CMCON. This will end the mismatch condition.
- b) Clear flag bit CMIF.

A mismatch condition will continue to set flag bit CMIF. Reading CMCON will end the mismatch condition, and allow flag bit CMIF to be cleared.

Note: If a change in the CMCON register (COUT) should occur when a read operation is being executed (start of the Q2 cycle), then the CMIF (PIR1<3>) interrupt flag may not get set.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD	Value on all other RESETS
0Bh/8Bh	INTCON	GIE	PEIE	T0IE	INTE	GPIE	T0IF	INTF	GPIF	0000 0000	0000 000u
0Ch	PIR1	EEIF	ADIF	—	_	CMIF	—	_	TMR1IF	00 00	00 00
19h	CMCON	-	COUT	—	CINV	CIS	CM2	CM1	CM0	-0-0 0000	-0-0 0000
8Ch	PIE1	EEIE	ADIE	—	_	CMIE	_	_	TMR1IE	00 00	00 00
85h	TRISIO	—	—	TRISIO5	TRISIO4	TRISIO3	TRISIO2	TRISIO1	TRISIO0	11 1111	11 1111
99h	VRCON	VREN	—	VRR	_	VR3	VR2	VR1	VR0	0-0- 0000	0-0- 0000

TABLE 6-2: REGISTERS ASSOCIATED WITH COMPARATOR MODULE


Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the comparator module.

7.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE (PIC12F675 ONLY)

The analog-to-digital converter (A/D) allows conversion of an analog input signal to a 10-bit binary representation of that signal. The PIC12F675 has four analog inputs, multiplexed into one sample and hold circuit.

FIGURE 7-1: A/D BLOCK DIAGRAM

The output of the sample and hold is connected to the input of the converter. The converter generates a binary result via successive approximation and stores the result in a 10-bit register. The voltage reference used in the conversion is software selectable to either VDD or a voltage applied by the VREF pin. Figure 7-1 shows the block diagram of the A/D on the PIC12F675.



7.1 A/D Configuration and Operation

There are two registers available to control the functionality of the A/D module:

- 1. ADCON0 (Register 7-1)
- 2. ANSEL (Register 7-2)

7.1.1 ANALOG PORT PINS

The ANS3:ANS0 bits (ANSEL<3:0>) and the TRISIO bits control the operation of the A/D port pins. Set the corresponding TRISIO bits to set the pin output driver to its high impedance state. Likewise, set the corresponding ANS bit to disable the digital input buffer.

Note:	Analog voltages on any pin that is defined
	as a digital input may cause the input
	buffer to conduct excess current.

7.1.2 CHANNEL SELECTION

There are four analog channels on the PIC12F675, AN0 through AN3. The CHS1:CHS0 bits (ADCON0<3:2>) control which channel is connected to the sample and hold circuit.

7.1.3 VOLTAGE REFERENCE

There are two options for the voltage reference to the A/D converter: either VDD is used, or an analog voltage applied to VREF is used. The VCFG bit (ADCON0<6>)

controls the voltage reference selection. If VCFG is set, then the voltage on the VREF pin is the reference; otherwise, VDD is the reference.

7.1.4 CONVERSION CLOCK

The A/D conversion cycle requires 11 TAD. The source of the conversion clock is software selectable via the ADCS bits (ANSEL<6:4>). There are seven possible clock options:

- · Fosc/2
- Fosc/4
- Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- FRC (dedicated internal RC oscillator)

For correct conversion, the A/D conversion clock (1/TAD) must be selected to ensure a minimum TAD of 1.6 μ s. Table 7-1 shows a few TAD calculations for selected frequencies.

TABLE 7-1: TAD vs. DEVICE OPERATING FREQUENCIES

A/D Clock	(Source (TAD)	Device Frequency							
Operation	ADCS2:ADCS0	20 MHz	5 MHz	4 MHz	1.25 MHz				
2 Tosc	000	100 ns ⁽²⁾	400 ns ⁽²⁾	500 ns ⁽²⁾	1.6 μs				
4 Tosc	100	200 ns ⁽²⁾	800 ns ⁽²⁾	1.0 μs ⁽²⁾	3.2 μs				
8 Tosc	001	400 ns ⁽²⁾	1.6 μs	2.0 μs	6.4 μs				
16 Tosc	101	800 ns ⁽²⁾	3.2 μs	4.0 μs	12.8 μs ⁽³⁾				
32 Tosc	010	1.6 μs	6.4 μs	8.0 μs ⁽³⁾	25.6 μs ⁽³⁾				
64 Tosc	110	3.2 μs	12.8 μs ⁽³⁾	16.0 μs ⁽³⁾	51.2 μs ⁽³⁾				
A/D RC	x11	2 - 6 μs ^(1,4)							

Legend: Shaded cells are outside of recommended range.

Note 1: The A/D RC source has a typical TAD time of 4 μ s for VDD > 3.0V.

- 2: These values violate the minimum required TAD time.
- 3: For faster conversion times, the selection of another clock source is recommended.
- 4: When the device frequency is greater than 1 MHz, the A/D RC clock source is only recommended if the conversion will be performed during SLEEP.

7.1.5 STARTING A CONVERSION

The A/D conversion is initiated by setting the GO/DONE bit (ADCON0<1>). When the conversion is complete, the A/D module:


- Clears the GO/DONE bit
- Sets the ADIF flag (PIR1<6>)
- · Generates an interrupt (if enabled).

If the conversion must be aborted, the GO/DONE bit can be cleared in software. The ADRESH:ADRESL registers will not be updated with the partially complete A/D conversion sample. Instead, the ADRESH:ADRESL registers will retain the value of the previous conversion. After an aborted conversion, a 2 TAD delay is required before another acquisition can be initiated. Following the delay, an input acquisition is automatically started on the selected channel.

Note: The GO/DONE bit should not be set in the same instruction that turns on the A/D.

7.1.6 CONVERSION OUTPUT

The A/D conversion can be supplied in two formats: left or right shifted. The ADFM bit (ADCON0<7>) controls the output format. Figure 7-2 shows the output formats.



	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
	ADFM	VCFG	_	_	CHS1	CHS0	GO/DONE	ADON				
	bit 7							bit 0				
bit 7	ADFM: A/E	Result For	med Select	bit								
	1 = Right ju											
bit 6		0 = Left justified VCFG: Voltage Reference bit										
DILO	1 = VREF p	-	nce bit									
	0 = VDD											
bit 5-4	Unimplem	ented: Rea	d as zero									
bit 3-2	CHS1:CHS	50: Analog C	Channel Sel	ect bits								
		nel 00 (AN0	,									
		nel 01 (AN1 nel 02 (AN2	,									
		nel 03 (AN3	,									
bit 1	GO/DONE	: A/D Conve	ersion Status	s bit								
		•		•			nversion cycle					
			•	d by hardwa in progress	re when the	A/D conve	rsion has com	pleted.				
bit 0) Conversio	•									
DILU		nverter mod										
			•	onsumes no	operating o	current						
	Legend:											
	R = Reada	ble bit	W = W	/ritable bit	U = Unir	nplemented	l bit, read as '	0'				
	- n = Value	at POR	'1' = B	lit is set	'0' = Bit	is cleared	x = Bit is u	nknown				

REGISTER 7-1: ADCON0 — A/D CONTROL REGISTER (ADDRESS: 1Fh)

PIC12F629/675

L0131LK /-2.	ANGLL -	ANALOG	JLLLUI		ADDILESS.	. 51 11)					
	U-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-1			
	_	ADCS2	ADCS1	ADCS0	ANS3	ANS2	ANS1	ANS0			
	bit 7							bit 0			
bit 7	Unimplem	ented: Rea	d as '0'.								
bit 6-4	ADCS<2:0	ADCS<2:0>: A/D Conversion Clock Select bits									
	000 = Fos	c/2									
	001 = Fos										
	010 = Fosc/32 x11 = FRC (clock derived from a dedicated internal oscillator = 500 kHz max)										
	100 = Fos	•	eu nom a u			- 500 KI IZ	max)				
	101 = Fos										
	110 = Fos	c/64									
bit 3-0		S0: Analog S									
		(Between analog or digital function on pins AN<3:0>, respectively.)									
		1 = Analog input; pin is assigned as analog input ⁽¹⁾									
	0 = Digital	0 = Digital I/O; pin is assigned to port or special function									
	Note 1: Setting a pin to an analog input automatically disables the digital input circuitry weak pull-ups, and interrupt-on-change. The corresponding TRISIO bit must be se to Input mode in order to allow external control of the voltage on the pin.										

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 7-2: ANSEL — ANALOG SELECT REGISTER (ADDRESS: 9Fh)

7.2 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 7-3. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), see Figure 7-3. The maximum recommended impedance for analog sources is 10 k Ω . As the impedance is decreased, the acquisition time may be decreased.

EQUATION 7-1: ACQUISITION TIME

After the analog input channel is selected (changed), this acquisition must be done before the conversion can be started.

To calculate the minimum acquisition time, Equation 7-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.


To calculate the minimum acquisition time, TACQ, see the PICmicro™ Mid-Range Reference Manual (DS33023).

TACQ	= Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient
ТС	= TAMP + TC + TCOFF = 2μ s + TC + [(Temperature -25°C)(0.05 μ s/°C)] = CHOLD (RIC + RSS + RS) In(1/2047)
IC .	$= -120 \text{pF} (1 \text{k}\Omega + 7 \text{k}\Omega + 10 \text{k}\Omega) \ln(0.0004885)$ = 16.47 \mu s
TACQ	= $2\mu s + 16.47\mu s + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$ = 19.72 μs

Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.

- 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
 - **3:** The maximum recommended impedance for analog sources is 10 kΩ. This is required to meet the pin leakage specification.





7.3 A/D Operation During SLEEP

The A/D converter module can operate during SLEEP. This requires the A/D clock source to be set to the internal RC oscillator. When the RC clock source is selected, the A/D waits one instruction before starting the conversion. This allows the SLEEP instruction to be executed, thus eliminating much of the switching noise from the conversion. When the conversion is complete, the GO/DONE bit is cleared, and the result is loaded into the ADRESH:ADRESL registers. If the A/D interrupt is enabled, the device awakens from SLEEP. If the A/D interrupt is not enabled, the A/D module is turned off, although the ADON bit remains set. When the A/D clock source is something other than RC, a SLEEP instruction causes the present conversion to be aborted, and the A/D module is turned off. The ADON bit remains set.

7.4 Effects of RESET

A device RESET forces all registers to their RESET state. Thus the A/D module is turned off and any pending conversion is aborted. The ADRESH:ADRESL registers are unchanged.

IADEE	1 2			DIVEOR							
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOD	Value on all other RESETS
05h	GPIO	—	—	GPIO5	GPIO4	GPIO3	GPIO2	GPI01	GPIO0	xx xxxx	uu uuuu
0Bh, 8Bh	INTCON	GIE	PEIE	T0IE	INTE	GPIE	T0IF	INTF	GPIF	0000 0000	0000 000u
0Ch	PIR1	EEIF	ADIF	_	_	CMIF	_	—	TMR1IF	00 00	00 00
1Eh	ADRESH	Most Signif	icant 8 bits c	of the Left Sh	ifted A/D res	sult or 2 bits	of the Right	Shifted Re	esult	XXXX XXXX	uuuu uuuu
1Fh	ADCON0	ADFM	VCFG	—	-	CHS1	CHS0	GO	ADON	00 0000	00 0000
85h	TRISIO	_	_	TRISI05	TRISIO4	TRISIO3	TRISIO2	TRISIO1	TRISIO0	11 1111	11 1111
8Ch	PIE1	EEIE	ADIE	_	_	CMIE	_	_	TMR1IE	00 00	00 00
9Eh	ADRESL	Least Signi	ficant 2 bits	of the Left SI	hifted A/D R	esult or 8 bit	s of the Rig	ht Shifted F	Result	XXXX XXXX	uuuu uuuu
9Fh	ANSEL	_	ADCS2	ADCS1	ADCS0	ANS3	ANS2	ANS1	ANS0	-000 1111	-000 1111

TABLE 7-2: SUMMARY OF A/D REGISTERS

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used for A/D converter module.

8.0 DATA EEPROM MEMORY

The EEPROM data memory is readable and writable during normal operation (full VDD range). This memory is not directly mapped in the register file space. Instead, it is indirectly addressed through the Special Function Registers. There are four SFRs used to read and write this memory:

- EECON1
- EECON2 (not a physically implemented register)
- EEDATA
- EEADR

EEDATA holds the 8-bit data for read/write, and EEADR holds the address of the EEPROM location being accessed. PIC12F629/675 devices have 128 bytes of data EEPROM with an address range from 0h to 7Fh. The EEPROM data memory allows byte read and write. A byte write automatically erases the location and writes the new data (erase before write). The EEPROM data memory is rated for high erase/write cycles. The write time is controlled by an on-chip timer. The write time will vary with voltage and temperature as well as from chip to chip. Please refer to AC Specifications for exact limits.

When the data memory is code protected, the CPU may continue to read and write the data EEPROM memory. The device programmer can no longer access this memory.

Additional information on the Data EEPROM is available in the PICmicro[™] Mid-Range Reference Manual, (DS33023).

REGISTER 8-1: EEDAT — EEPROM DATA REGISTER (ADDRESS: 9Ah)

| R/W-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| EEDAT7 | EEDAT6 | EEDAT5 | EEDAT4 | EEDAT3 | EEDAT2 | EEDAT1 | EEDAT0 |
| bit 7 | | | | | | | bit 0 |

bit 7-0 **EEDATn**: Byte value to write to or read from Data EEPROM

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 8-2: EEADR — EEPROM ADDRESS REGISTER (ADDRESS: 9Bh)

U-0	R/W-0						
_	EADR6	EADR5	EADR4	EADR3	EADR2	EADR1	EADR0
bit 7							bit 0

bit 7 Unimplemented: Should be set to '0'

bit 6-0 **EEADR**: Specifies one of 128 locations for EEPROM Read/Write Operation

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

8.1 EEADR

The EEADR register can address up to a maximum of 128 bytes of data EEPROM. Only seven of the eight bits in the register (EEADR<6:0>) are required. The MSb (bit 7) is ignored.

The upper bit should always be '0' to remain upward compatible with devices that have more data EEPROM memory.

8.2 EECON1 AND EECON2 REGISTERS

EECON1 is the control register with four low order bits physically implemented. The upper four bits are nonimplemented and read as '0's.

Control bits RD and WR initiate read and write, respectively. These bits cannot be cleared, only set, in software. They are cleared in hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRER<u>R bit is</u> set when a write operation is interrupted by a MCLR Reset, or a WDT Time-out Reset during normal operation. In these situations, following RESET, the user can check the WRERR bit, clear it, and rewrite the location. The data and address will be cleared, therefore, the EEDATA and EEADR registers will need to be reinitialized.

Interrupt flag bit EEIF in the PIR1 register is set when write is complete. This bit must be cleared in software.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the Data EEPROM write sequence.

REGISTER 8-3: EECON1 — EEPROM CONTROL REGISTER (ADDRESS: 9Ch)

	U-0	U-0	U-0	U-0	R/W-x	R/W-0	R/S-0	R/S-0				
		_	_	_	WRERR	WREN	WR	RD				
	bit 7 bit 0											
bit 7-4	Unimplemented: Read as '0'											
bit 3	WRERR: EEPROM Error Flag bit											
	normal	 1 = A write operation is prematurely terminated (any MCLR Reset, any WDT Reset during normal operation or BOD detect) 0 = The write operation completed 										
bit 2	WREN: EE	PROM Writ	e Enable bit									
		write cycles write to the		ОМ								
bit 1	WR: Write	Control bit										
	can onl	s a write cyc y be set, no ycle to the d	t cleared, in	software.)	hardware or te	nce write is o	complete. Ti	ne WR bit				
bit 0	RD: Read	Control bit										
	1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD can only be set, not cleared, in software.)											
	0 = Does not initiate an EEPROM read											
	Legend:											
	S = Bit can only be set											
	R = Reada	ble bit	W = W	/ritable bit	U = Unim	plemented	bit, read as	0'				

R = Readable bit	vv = vvritable bit		bit, read as 0
n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

8.3 READING THE EEPROM DATA MEMORY

To read a data memory location, the user must write the address to the EEADR register and then set control bit RD (EECON1<0>), as shown in Example 8-1. The data is available, in the very next cycle, in the EEDATA register. Therefore, it can be read in the next instruction. EEDATA holds this value until another read, or until it is written to by the user (during a write operation).

EXAMPLE 8-1: DATA EEPROM READ

bsf	STATUS, RPO	;Bank 1
movlw	CONFIG_ADDR	;
movwf	EEADR	;Address to read
bsf	EECON1,RD	;EE Read
movf	EEDATA,W	;Move data to W

8.4 WRITING TO THE EEPROM DATA MEMORY

To write an EEPROM data location, the user must first write the address to the EEADR register and the data to the EEDATA register. Then the user must follow a specific sequence to initiate the write for each byte, as shown in Example 8-2.

EXAMPLE 8-2: DATA EEPROM WRITE

	bsf	STATUS, RPO	;Bank 1
	bsf	EECON1,WREN	;Enable write
	bcf	INTCON,GIE	;Disable INTs
	movlw	55h	;Unlock write
ed	movwf	EECON2	;
quir	movlw	AAh	;
Sec	movwf	EECON2	;
	bsf	EECON1,WR	;Start the write
	bsf	INTCON,GIE	;Enable INTS

The write will not initiate if the above sequence is not exactly followed (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. We strongly recommend that interrupts be disabled during this code segment. A cycle count is executed during the required sequence. Any number that is not equal to the required cycles to execute the required sequence will prevent the data from being written into the EEPROM.

Additionally, the WREN bit in EECON1 must be set to enable write. This mechanism prevents accidental writes to data EEPROM due to errant (unexpected) code execution (i.e., lost programs). The user should keep the WREN bit clear at all times, except when updating EEPROM. The WREN bit is not cleared by hardware. After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. The WR bit will be inhibited from being set unless the WREN bit is set.

At the completion of the write cycle, the WR bit is cleared in hardware and the EE Write Complete Interrupt Flag bit (EEIF) is set. The user can either enable this interrupt or poll this bit. The EEIF bit (PIR<7>) register must be cleared by software.

8.5 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the Data EEPROM should be verified (see Example 8-3) to the desired value to be written.

EXAMPLE 8-3: WRITE VERIFY

bcf	STATUS, RPO	;Bank 0
:		;Any code
bsf	STATUS, RPO	;Bank 1 READ
movf	EEDATA,W	;EEDATA not changed
		;from previous write
bsf	EECON1,RD	;YES, Read the
		;value written
xorwf	EEDATA,W	
btfss	STATUS,Z	;Is data the same
goto	WRITE_ERR	;No, handle error
:		;Yes, continue

8.5.1 USING THE DATA EEPROM

The Data EEPROM is a high-endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). Frequently changing values will typically be updated more often than specifications D120 or D120A. If this is not the case, an array refresh must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in FLASH program memory.

8.6 PROTECTION AGAINST SPURIOUS WRITE

There are conditions when the device may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built in. On power-up, WREN is cleared. Also, the Power-up Timer (72 ms duration) prevents EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during:

- brown-out
- power glitch
- · software malfunction

8.7 DATA EEPROM OPERATION DURING CODE PROTECT

Data memory can be code protected by programming the CPD bit to '0'.

When the data memory is code protected, the CPU is able to read and write data to the Data EEPROM. It is recommended to code protect the program memory when code protecting data memory. This prevents anyone from programming zeroes over the existing code (which will execute as NOPS) to reach an added routine, programmed in unused program memory, which outputs the contents of data memory. Programming unused locations to '0' will also help prevent data memory code protection from becoming breached.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR,		Value oth RES	ner
0Ch	PIR1	EEIF	ADIF	_		CMIF	_	—	TMR1IF	00	00	00	00
9Ah	EEDATA	EEPRON	1 Data Re	gister						0000	0000	0000	0000
9Bh	EEADR	_	EEPROM	1 Address	Register					-000	0000	-000	0000
9Ch	EECON1	—	—	— — — WRERR WREN WR RD							x000		q000
9Dh	EECON2 ⁽¹⁾	EEPROM	1 Control F	ontrol Register 2									

TABLE 8-1: REGISTERS/BITS ASSOCIATED WITH DATA EEPROM

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends upon condition. Shaded cells are not used by Data EEPROM module.

Note 1: EECON2 is not a physical register.

9.0 SPECIAL FEATURES OF THE CPU

Certain special circuits that deal with the needs of real time applications are what sets a microcontroller apart from other processors. The PIC12F629/675 family has a host of such features intended to:

- maximize system reliability
- minimize cost through elimination of external components
- provide power saving operating modes and offer code protection.

These features are:

- Oscillator selection
- RESET
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Detect (BOD)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- Code protection
- ID Locations
- In-Circuit Serial Programming

The PIC12F629/675 has a Watchdog Timer that is controlled by configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only, designed to keep the part in RESET while the power supply stabilizes. There is also circuitry to reset the device if a brown-out occurs, which can provide at least a 72 ms RESET. With these three functions on-chip, most applications need no external RESET circuitry.

The SLEEP mode is designed to offer a very low current Power-down mode. The user can wake-up from SLEEP through:

- External RESET
- · Watchdog Timer wake-up
- An interrupt

Several oscillator options are also made available to allow the part to fit the application. The INTOSC option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select various options (see Register 9-1).

PIC12F629/675

9.1 **Configuration Bits**

The configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1') to select various device configurations, as shown in Register 9-1. These bits are mapped in program memory location 2007h.

Note: Address 2007h is beyond the user program memory space. It belongs to the special configuration memory space (2000h - 3FFFh), which can be accessed only during programming. See PIC12F629/675 Programming Specification for more information.

REGISTER 9-1: CONFIG — CONFIGURATION WORD (ADDRESS: 2007h)

R/P-1 R/I	P-1 U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
BG1 BG	G0 —	—	_	CPD	CP	BODEN	MCLRE	PWRTE	WDTE	F0SC2	F0SC1	F0SC0
bit 13												bit 0
bit 13-12	bit 13-12 BG1:BG0: Bandgap Calibration bits for BOD and POR voltage ⁽¹⁾ 00 = Lowest bandgap voltage 11 = Highest bandgap voltage											
bit 11-9	t 11-9 Unimplemented: Read as '0'											
bit 8	1 = Data <u>0 =</u> Data	CPD : Data Code Protection bit ⁽²⁾ 1 = Data memory code protection is disabled 0 = Data memory code protection is enabled										
bit 7	1 = Prog 0 = Prog	CP : Code Protection bit ⁽³⁾ 1 = Program Memory code protection is disabled 0 = Program Memory code protection is enabled										
bit 6	BODEN : 1 = BOD 0 = BOD		Detect E	Enable I	oit ⁽⁴⁾							
bit 5	1 = GP3/	<u>GP3/MCLI</u> / <u>MCLR</u> pin /MCLR pin	function	is MCL	R	CLR intern	ally tied t	o Vdd				
bit 4	1 = PWR	Power-up T disabled T enabled		able bi	t							
bit 3	1 = WDT	Vatchdog T enabled disabled	imer Ena	able bit								
bit 2-0	 0 = WDT disabled FOSC2:FOSC0: Oscillator Selection bits 111 = RC oscillator: CLKOUT function on GP4/OSC2/CLKOUT pin, RC on GP5/OSC1/CLKIN 110 = RC oscillator: I/O function on GP4/OSC2/CLKOUT pin, RC on GP5/OSC1/CLKIN 101 = INTOSC oscillator: CLKOUT function on GP4/OSC2/CLKOUT pin, I/O function on GP5/OSC1/CLKIN 100 = INTOSC oscillator: I/O function on GP4/OSC2/CLKOUT pin, I/O function on GP5/OSC1/CLKIN 111 = EC: I/O function on GP4/OSC2/CLKOUT pin, I/O function on GP5/OSC1/CLKIN 111 = EC: I/O function on GP4/OSC2/CLKOUT pin, CLKIN on GP5/OSC1/CLKIN 111 = EC: I/O function on GP4/OSC2/CLKOUT pin, CLKIN on GP5/OSC1/CLKIN 111 = EC: I/O function on GP4/OSC2/CLKOUT and GP5/OSC1/CLKIN 111 = XT oscillator: Crystal/resonator on GP4/OSC2/CLKOUT and GP5/OSC1/CLKIN 111 = XT oscillator: Low power crystal on GP4/OSC2/CLKOUT and GP5/OSC1/CLKIN 112 = XT oscillator: Low power crystal on GP4/OSC2/CLKOUT and GP5/OSC1/CLKIN 113 = XT oscillator: Low power crystal on GP4/OSC2/CLKOUT and GP5/OSC1/CLKIN 114 = XT oscillator: Low power crystal on GP4/OSC2/CLKOUT and GP5/OSC1/CLKIN 115 = XT oscillator: Low power crystal on GP4/OSC2/CLKOUT and GP5/OSC1/CLKIN 112 = XT oscillator: Low power crystal on GP4/OSC2/CLKOUT and GP5/OSC1/CLKIN 113 = XT oscillator: Low power crystal on GP4/OSC2/CLKOUT and GP5/OSC1/CLKIN 12 The Bandgap Calibration bits are factory programmed and must be read and saved prior to erasing the device as specified in the PIC12F629/675 Programming Specification. These bits are reflected in an export of the configuration word. Microchip Development Tools maintain all calibration bits to factory settings. 2: The entire data EEPROM will be erased when the code protection is turned off. 											
	4:	The entire turned off. Enabli <u>ng I</u> When MC	Brown-ou	ut Deteo	ct does n	iot automa	atically en	able Pov	ver-up Ti	imer.		
		rammed us	sing ICSI	5								
	R = Rea				Writable			impleme				
	-n = Value at POR 1 = bit is set 0 = bit is cleared x = bit is unknown								n			

9.2 Oscillator Configurations

9.2.1 OSCILLATOR TYPES

The PIC12F629/675 can be operated in eight different oscillator option modes. The user can program three configuration bits (FOSC2 through FOSC0) to select one of these eight modes:

- LP Low Power Crystal
- XT Crystal/Resonator
- HS High Speed Crystal/Resonator
- RC External Resistor/Capacitor (2 modes)
- · INTOSC Internal Oscillator (2 modes)
- EC External Clock In

Note:	Additional information on oscillator config-
	urations is available in the PICmicro™
	Mid-Range Reference Manual,
	(DS33023).

9.2.2 CRYSTAL OSCILLATOR / CERAMIC RESONATORS

In XT, LP or HS modes a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation (see Figure 9-1). The PIC12F629/675 oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may yield a frequency outside of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source to drive the OSC1 pin (see Figure 9-2).

FIGURE 9-1: CRYSTAL OPERATION (OR CERAMIC RESONATOR) HS, XT OR LP OSC CONFIGURATION





FIGURE 9-2:

EXTERNAL CLOCK INPUT OPERATION (HS, XT, EC, OR LP OSC CONFIGURATION)



Note 1: Functions as GP4 in EC Osc mode.

TABLE 9-1:CAPACITOR SELECTION FOR
CERAMIC RESONATORS

	Ranges Characterized:									
Mode	Freq	OSC1(C1)	OSC2(C2)							
ХТ	455 kHz 2.0 MHz 4.0 MHz	68 - 100 pF 15 - 68 pF 15 - 68 pF	68 - 100 pF 15 - 68 pF 15 - 68 pF							
HS	8.0 MHz 16.0 MHz	10 - 68 pF 10 - 22 pF	10 - 68 pF 10 - 22 pF							
Note 1: Higher capacitance increases the stability of the oscillator but also increases the start-up time. These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.										

TABLE 9-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

	-		-				
Mode	Freq	OSC1(C1)	OSC2(C2)				
LP	32 kHz	68 - 100 pF	68 - 100 pF				
ХТ	100 kHz 2 MHz 4 MHz	68 - 150 pF 15 - 30 pF 15 - 30 pF	150 - 200 pF 15 - 30 pF 15 - 30 pF				
HS	8 MHz 10 MHz 20 MHz	15 - 30 pF 15 - 30 pF 15 - 30 pF 15 - 30 pF 15 - 30 pF 15 - 30 pF 15 - 30 pF 15 - 30 pF					
Note 1: Higher capacitance increases the stability							

of the oscillator but also increases the start-up time. These values are for design guidance only. Rs may be required in HS mode as well as XT mode to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

9.2.3 EXTERNAL CLOCK IN

For applications where a clock is already available elsewhere, users may directly drive the PIC12F629/ 675 provided that this external clock source meets the AC/DC timing requirements listed in Section 12.0. Figure 9-2 shows how an external clock circuit should be configured.

9.2.4 RC OSCILLATOR


For applications where precise timing is not a requirement, the RC oscillator option is available. The operation and functionality of the RC oscillator is dependent upon a number of variables. The RC oscillator frequency is a function of:

- · Supply voltage
- Resistor (REXT) and capacitor (CEXT) values
- Operating temperature.

The oscillator frequency will vary from unit to unit due to normal process parameter variation. The difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to account for the tolerance of the external R and C components. Figure 9-3 shows how the R/C combination is connected.

Two options are available for this Oscillator mode which allow GP4 to be used as a general purpose I/O or to output Fosc/4.

FIGURE 9-3: RC OSCILLATOR MODE



9.2.5 INTERNAL 4 MHz OSCILLATOR

When calibrated, the internal oscillator provides a fixed 4 MHz (nominal) system clock. See Electrical Specifications, Section 12.0, for information on variation over voltage and temperature.

Two options are available for this Oscillator mode which allow GP4 to be used as a general purpose I/O or to output Fosc/4.

9.2.5.1 Calibrating the Internal Oscillator

A calibration instruction is programmed into the last location of program memory. This instruction is a RETLW XX, where the literal is the calibration value. The literal is placed in the OSCCAL register to set the calibration of the internal oscillator. Example 9-1 demonstrates how to calibrate the internal oscillator. For best operation, decouple (with capacitance) VDD and Vss as close to the device as possible.

Note: Erasing the device will also erase the preprogrammed internal calibration value for the internal oscillator. The calibration value must be saved prior to erasing part as specified in the PIC12F629/675 Programming specification. Microchip Development Tools maintain all calibration bits to factory settings.

EXAMPLE 9-1: CALIBRATING THE INTERNAL OSCILLATOR

bsf	STATUS,	RP0	;Bank 1
call	3FFh		;Get the cal value
movwf	OSCCAL	RP0	;Calibrate
bcf	STATUS,		;Bank 0

9.2.6 CLKOUT

The PIC12F629/675 devices can be configured to provide a clock out signal in the INTOSC and RC oscillator modes. When configured, the oscillator frequency divided by four (Fosc/4) is output on the GP4/OSC2/CLKOUT pin. Fosc/4 can be used for test purposes or to synchronize other logic.

9.3 RESET

The PIC12F629/675 differentiates between various kinds of RESET:

- a) Power-on Reset (POR)
- b) WDT Reset during normal operation
- WDT Reset during SLEEP c)
- MCLR Reset during normal operation d)
- e) MCLR Reset during SLEEP
- f) Brown-out Detect (BOD)

Some registers are not affected in any RESET condition; their status is unknown on POR and unchanged in any other RESET. Most other registers are reset to a "RESET state" on:

- · Power-on Reset
- MCLR Reset
- WDT Reset
- · WDT Reset during SLEEP
- Brown-out Detect (BOD) Reset

They are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. \overline{TO} and PD bits are set or cleared differently in different RESET situations as indicated in Table 9-4. These bits are used in software to determine the nature of the RESET. See Table 9-7 for a full description of RESET states of all registers.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 9-4.

The MCLR Reset path has a noise filter to detect and ignore small pulses. See Table 12-4 in Electrical Specifications Section for pulse width specification.

FIGURE 9-4: External Reset MCLR/ VPP pin SLEEF WDT WDT Module Time-out Reset VDD Rise Detect Power-on Reset סס Brown-out Detect s Q BODEN OST/PWRT OST Chip_Reset 10-bit Ripple Counter Q R OSC1/ CLKIN pin PWRT On-chip⁽¹ 10-bit Ripple Counter RC OSC Enable PWRT See Table 9-3 for time-out situations. Enable OST Note 1: This is a separate oscillator from the INTOSC/EC oscillator.

SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

PIC12F629/675

9.3.1 MCLR


<u>PIC12</u>F629/675 devices have a noise filter in the MCLR Reset path. The filter will detect and ignore small pulses.

It should be noted that a WDT Reset does not drive $\overline{\text{MCLR}}$ pin low.

The behavior of the ESD protection on the MCLR pin has been altered from previous devices of this family. Voltages applied to the pin that exceed its specification can result in both MCLR Resets and excessive current beyond the device specification during the ESD event. For this reason, Microchip recommends that the MCLR pin no longer be tied directly to VDD. The use of an RC network, as shown in Figure 9-5, is suggested.

An internal MCLR option is enabled by setting the MCLRE bit in the configuration word. When enabled, MCLR is internally tied to VDD. No internal pull-up option is available for the MCLR pin.

FIGURE 9-5: RECOMMENDED MCLR CIRCUIT



9.3.2 POWER-ON RESET (POR)

The on-chip POR circuit holds the chip in RESET until VDD has reached a high enough level for proper operation. To take advantage of the POR, simply tie the MCLR pin through a resistor to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A maximum rise time for VDD is required. See Electrical Specifications for details (see Section 12.0). If the BOD is enabled, the maximum rise time specification does not apply. The BOD circuitry will keep the device in RESET until VDD reaches VBOD (see Section 9.3.5).

Note:	The POR circuit does not produce a	an				
	internal RESET when VDD declines.					

When the device starts normal operation (exits the RESET condition), device operating parameters (i.e., voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in RESET until the operating conditions are met.

For additional information, refer to Application Note AN607 "Power-up Trouble Shooting".

9.3.3 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 72 ms (nominal) time-out on power-up only, from POR or Brown-out Detect. The Power-up Timer operates on an internal RC oscillator. The chip is kept in RESET as long as PWRT is active. The PWRT delay allows the <u>VDD to</u> rise to an acceptable level. A configuration bit, <u>PWRTE</u> can disable (if set) or enable (if cleared or programmed) the Power-up Timer. The Power-up Timer should always be enabled when Brown-out Detect is enabled.

The Power-up Time delay will vary from chip to chip and due to:

- VDD variation
- Temperature variation
- · Process variation.

See DC parameters for details (Section 12.0).

9.3.4 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over. This ensures that the crystal oscillator or resonator has started and stabilized.


The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.

9.3.5 BROWN-OUT DETECT (BOD)

The PIC12F629/675 members have on-chip Brown-out Detect circuitry. A configuration bit, BODEN, can disable (if clear/programmed) or enable (if set) the Brown-out Detect circuitry. If VDD falls below VBOD for greater than parameter (TBOD) in Table 12-4 (see Section 12.0), the Brown-out situation will reset the device. This will occur regardless of VDD slew-rate. A RESET is not guaranteed to occur if VDD falls below VBOD for less than parameter (TBOD). On any RESET (Power-on, Brown-out, Watchdog, etc.), the chip will remain in RESET until VDD rises above BVDD (see Figure 9-6). The Power-up Timer will now be invoked, if enabled, and will keep the chip in RESET an additional 72 ms.

Note: A Brown-out Detect does not enable the Power-up Timer if the PWRTE bit in the configuration word is set.

If VDD drops below BVDD while the Power-up Timer is running, the chip will go back into a Brown-out Detect and the Power-up Timer will be re-initialized. Once VDD rises above BVDD, the Power-up Timer will execute a 72 ms RESET.



9.3.6 TIME-OUT SEQUENCE

On power-up, the time-out sequence is as follows: first, PWRT time-out is invoked after POR has expired. Then, OST is activated. The total time-out will vary based on oscillator configuration and <u>PWRTE</u> bit status. For example, in EC mode with <u>PWRTE</u> bit erased (PWRT disabled), there will be no time-out at all. Figure 9-7, Figure 9-8 and Figure 9-9 depict time-out sequences.

Since the time-outs occur from the POR pulse, if $\overline{\text{MCLR}}$ is kept low long enough, the time-outs will expire. Then bringing $\overline{\text{MCLR}}$ high will begin execution immediately (see Figure 9-8). This is useful for testing purposes or to synchronize more than one PIC12F629/675 device operating in parallel.

Table 9-6 shows the RESET conditions for some special registers, while Table 9-7 shows the RESET conditions for all the registers.

9.3.7 POWER CONTROL (PCON) STATUS REGISTER

The power CONTROL/STATUS register, PCON (address 8Eh) has two bits.

Bit0 is \overline{BOD} (Brown-out). \overline{BOD} is unknown on Poweron Reset. It must then be set by the user and checked on subsequent RESETS to see if $\overline{BOD} = 0$, indicating that a brown-out has occurred. The \overline{BOD} STATUS bit is a don't care and is not necessarily predictable if the brown-out circuit is disabled (by setting \overline{BODEN} bit = 0 in the Configuration word).

Bit1 is POR (Power-on Reset). It is a '0' on Power-on Reset and unaffected otherwise. The user must write a '1' to this bit following a Power-on Reset. On a subsequent RESET, if POR is '0', it will indicate that a Power-on Reset must have occurred (i.e., VDD may have gone too low).

Oscillator Configuration	Powe	er-up	Brown-o	Wake-up	
Oscillator Configuration	PWRTE = 0	PWRTE = 1	PWRTE = 0	PWRTE = 1	from SLEEP
XT, HS, LP	Tpwrt + 1024•Tosc	1024•Tosc	Tpwrt + 1024•Tosc	1024•Tosc	1024•Tosc
RC, EC, INTOSC	TPWRT	_	TPWRT	_	—

TABLE 9-3: TIME-OUT IN VARIOUS SITUATIONS

TABLE 9-4: STATUS/PCON BITS AND THEIR SIGNIFICANCE

POR	BOD	то	PD	
0	u	1	1	Power-on Reset
1	0	1	1	Brown-out Detect
u	u	0	u	WDT Reset
u	u	0	0	WDT Wake-up
u	u	u	u	MCLR Reset during normal operation
u	u	1	0	MCLR Reset during SLEEP

Legend: u = unchanged, x = unknown

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD	Value on all other RESETS ⁽¹⁾
03h	STATUS	IRP	RP1	RPO	TO	PD	Z	DC	С	0001 1xxx	000q quuu
8Eh	PCON		_	_	_			POR	BOD	0x	uq

Legend: u = unchanged, x = unknown, – = unimplemented bit, reads as '0', q = value depends on condition. **Note 1:** Other (non Power-up) Resets include MCLR Reset, Brown-out Detect and Watchdog Timer Reset during

normal operation.

TABLE 9-6: INITIALIZATION CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	000h	0001 1xxx	0x
MCLR Reset during normal operation	000h	000u uuuu	uu
MCLR Reset during SLEEP	000h	0001 Ouuu	uu
WDT Reset	000h	0000 uuuu	uu
WDT Wake-up	PC + 1	սսս0 Օսսս	uu
Brown-out Detect	000h	0001 luuu	10
Interrupt Wake-up from SLEEP	PC + 1 ⁽¹⁾	uuul Ouuu	uu

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

Note 1: When the wake-up is due to an interrupt and global enable bit GIE is set, the PC is loaded with the interrupt vector (0004h) after execution of PC+1.

INITIALIZATION CONDITION FOR REGISTERS								
Address	ddress Power-on Reset • MCLR Reset during • MCLR Reset during SLEEP • WDT Reset • Brown-out Detect ⁽¹⁾		 Wake-up from SLEEP through interrupt Wake-up from SLEEP through WDT time-out 					
_	XXXX XXXX	սսսս սսսս	นนนน นนนน					
00h/80h	_	_	—					
01h	XXXX XXXX	սսսս սսսս	սսսս սսսս					
02h/82h	0000 0000	0000 0000	PC + 1 ⁽³⁾					
03h/83h	0001 1xxx	000q quuu (4)	uuuq quuu ⁽⁴⁾					
04h/84h	XXXX XXXX	սսսս սսսս	นนนน นนนน					
05h	xx xxxx	uu uuuu	uu uuuu					
0Ah/8Ah	0 0000	0 0000	u uuuu					
0Bh/8Bh	0000 0000	0000 000u	uuuu uuqq ⁽²⁾					
0Ch	00 00	00 00	qq qq ^(2,5)					
10h	-000 0000	-uuu uuuu	-uuu uuuu					
19h	-0-0 0000	-0-0 0000	-u-u uuuu					
1Eh	XXXX XXXX	սսսս սսսս	นนนน นนนน					
1Fh	00 0000	00 0000	uu uuuu					
81h	1111 1111	1111 1111	սսսս սսսս					
85h	11 1111	11 1111	uu uuuu					
8Ch	00 00	00 00	uu uu					
8Eh	0x	(1,6)	uu					
90h	1000 00	1000 00	uuuu uu					
95h	11 -111	11 -111	սսսս սսսս					
96h	00 0000	00 0000	uu uuuu					
99h	0-0- 0000	0-0- 0000	u-u- uuuu					
9Ah	0000 0000	0000 0000	սսսս սսսս					
9Bh	-000 0000	-000 0000	-uuu uuuu					
9Ch	x000	q000	uuuu					
9Dh								
9Eh	XXXX XXXX	սսսս սսսս	սսսս սսսս					
9Fh	-000 1111	-000 1111	-uuu uuuu					
	Address	Address Power-on Reset — XXXX XXXX O0h/80h — 01h XXXX XXXX 02h/82h 0000 0000 03h/83h 0001 1xXX 04h/84h XXXX XXXX 05h — 05h — 0Ah/8Ah — 0Ah/8Ah — 0Ch 000- 0Bh/8Bh 0000 0000 0Bh/8Bh 0000 0000 10h — 0Ch 00 110h — 0Ch 00 18h — 00 0000 111 1111 85h — 1Fh 00 00h 00 82h — 90h 1000 00 90h 1000 00 90h — 90h — 90h — 90h — <tr td=""> 90h —</tr>	Address Power-on Reset MCLR Reset during MCLR Reset during SLEEP WDT Reset - XXXX XXXX uuuu uuuu 00h/80h - - 01h XXXX XXXX uuuu uuuu 02h/82h 0000 0000 0000 0000 03h/83h 0001 1xxX 000q quuu ⁽⁴⁾ 04h/84h XXXX XXXX uuuu uuuu 05h xx XXXX uu uuuu 05h xx XXXX uu uuuu 0Ah/8Ah 00000 00000 0Bh/8Bh 0000 0000 0000 000u 0Ch 000-0 000-0 10h -000 0000 -uuuu uuuu 19h -0-0 0000 -uuu uuuu 19h 0-0-0 0000 -0-0 0000 111 1111 1111 85h 11 1111 -111 1111 85h 11 1111 -111 1111 86h 0x uu(1.6) 90h 1000 00 1000 00 95h 11 -111 11 -111 <t< td=""></t<>					

Legend: u = unchanged, x = unknown, – = unimplemented bit, reads as '0', q = value depends on condition.

Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.

2: One or more bits in INTCON and/or PIR1 will be affected (to cause wake-up).

3: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

4: See Table 9-6 for RESET value for specific condition.

5: If wake-up was due to data EEPROM write completing, Bit 7 = 1; A/D conversion completing, Bit 6 = 1; Comparator input changing, bit 3 = 1; or Timer1 rolling over, bit 0 = 1. All other interrupts generating a wake-up will cause these bits to = u.

6: If RESET was due to brown-out, then bit 0 = 0. All other RESETS will cause bit 0 = u.

PIC12F629/675




FIGURE 9-8: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2





FIGURE 9-9: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)



9.4 Interrupts

The PIC12F629/675 has 7 sources of interrupt:

- External Interrupt GP2/INT
- TMR0 Overflow Interrupt
- GPIO Change Interrupts
- Comparator Interrupt
- A/D Interrupt (PIC12F675 only)
- TMR1 Overflow Interrupt
- EEPROM Data Write Interrupt

The Interrupt Control register (INTCON) and Peripheral Interrupt register (PIR) record individual interrupt requests in flag bits. The INTCON register also has individual and global interrupt enable bits.

A global interrupt enable bit, GIE (INTCON<7>) enables (if set) all unmasked interrupts, or disables (if cleared) all interrupts. Individual interrupts can be disabled through their corresponding enable bits in INTCON register and PIE register. GIE is cleared on RESET.

The return from interrupt instruction, RETFIE, exits interrupt routine, as well as sets the GIE bit, which re-enables unmasked interrupts.

The following interrupt flags are contained in the INTCON register:

- INT pin interrupt
- · GP port change interrupt
- TMR0 overflow interrupt

The peripheral interrupt flags are contained in the special register PIR1. The corresponding interrupt enable bit is contained in Special Register PIE1.

The following interrupt flags are contained in the PIR register:

- · EEPROM data write interrupt
- A/D interrupt
- · Comparator interrupt
- Timer1 overflow interrupt

When an interrupt is serviced:

- The GIE is cleared to disable any further interrupt
- · The return address is pushed onto the stack
- The PC is loaded with 0004h


Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid GP2/ INT recursive interrupts.

For external interrupt events, such as the INT pin, or GP port change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends upon when the interrupt event occurs (see Figure 9-11). The latency is the same for one or twocycle instructions. Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid multiple interrupt requests.

- **Note 1:** Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit or the GIE bit.
 - 2: When an instruction that clears the GIE bit is executed, any interrupts that were pending for execution in the next cycle are ignored. The interrupts which were ignored are still pending to be serviced when the GIE bit is set again.

PIC12F629/675

FIGURE 9-10: INTERRUPT LOGIC



9.4.1 GP2/INT INTERRUPT

External interrupt on GP2/INT pin is edge-triggered; either rising if INTEDG bit (OPTION<6>) is set, of falling, if INTEDG bit is clear. When a valid edge appears on the GP2/INT pin, the INTF bit (INTCON<1>) is set. This interrupt can be disabled by clearing the INTE control bit (INTCON<4>). The INTF bit must be cleared in software in the Interrupt Service Routine before re-enabling this interrupt. The GP2/INT interrupt can wake-up the processor from SLEEP if the INTE bit was set prior to going into SLEEP. The status of the GIE bit decides whether or not the processor branches to the interrupt vector following wake-up. See Section 9.7 for details on SLEEP and Figure 9-13 for timing of wake-up from SLEEP through GP2/INT interrupt.

Note: The ANSEL (9Fh) and CMCON (19h) registers must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'. The ANSEL register is defined for the PIC12F675.

9.4.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set the T0IF (INTCON<2>) bit. The interrupt can be enabled/disabled by setting/clearing T0IE (INTCON<5>) bit. For operation of the Timer0 module, see Section 4.0.

9.4.3 GPIO INTERRUPT

An input change on GPIO change sets the GPIF (INTCON<0>) bit. The interrupt can be enabled/ disabled by setting/clearing the GPIE (INTCON<3>) bit. Plus individual pins can be configured through the IOC register.

Note: If a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then the GPIF interrupt flag may not get set.

9.4.4 COMPARATOR INTERRUPT

See Section 6.9 for description of comparator interrupt.

9.4.5 A/D CONVERTER INTERRUPT

After a conversion is complete, the ADIF flag (PIR<6>) is set. The interrupt can be enabled/disabled by setting or clearing ADIE (PIE<6>).

See Section 7.0 for operation of the A/D converter interrupt.




FIGURE 9-11: INT PIN INTERRUPT TIMING

4: For minimum width of INT pulse, refer to AC specs.5: INTF is enabled to be set any time during the Q4-Q1 cycles.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD	Value on all other RESETS
0Bh, 8Bh	INTCON	GIE	PEIE	T0IE	INTE	GPIE	T0IF	INTF	GPIF	0000 0000	0000 000u
0Ch	PIR1	EEIF	ADIF	_	_	CMIF	_	_	TMR1IF	00 00	00 00
8Ch	PIE1	EEIE	ADIE	_	_	CMIE	_	_	TMR1IE	00 00	00 00

TABLE 9-8:SUMMARY OF INTERRUPT REGISTERS

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends upon condition. Shaded cells are not used by the Interrupt module.

9.5 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt, e.g., W register and STATUS register. This must be implemented in software.

Example 9-2 stores and restores the STATUS and W registers. The user register, W_TEMP, must be defined in both banks and must be defined at the same offset from the bank base address (i.e., W_TEMP is defined at 0x20 in Bank 0 and it must also be defined at 0xA0 in Bank 1). The user register, STATUS_TEMP, must be defined in Bank 0. The Example 9-2:

- · Stores the W register
- Stores the STATUS register in Bank 0
- · Executes the ISR code
- Restores the STATUS (and bank select bit register)
- · Restores the W register

EXAMPLE 9-2: SAVING THE STATUS AND W REGISTERS IN RAM

MOVWF	W_TEMP	;copy W to temp register, could be in either bank
SWAPF BCF	STATUS,W STATUS,RPO	;swap status to be saved into W ;change to bank 0 regardless of current bank
MOVWF	STATUS_TEMP	;save status to bank 0 register
: (ISR)	
CHADE	CENTRE EDMD	W;swap STATUS TEMP register into
SWAPE	SIAIUS_IEMP,	W, sets bank to original state
MOVWF	STATUS	;move W into STATUS register
SWAPF	W_TEMP,F	;swap W_TEMP
SWAPF	W_TEMP,W	;swap W_TEMP into W

9.6 Watchdog Timer (WDT)

The Watchdog Timer is a free running, on-chip RC oscillator, which requires no external components. This RC oscillator is separate from the external RC oscillator of the CLKIN pin and INTOSC. That means that the WDT will run, even if the clock on the OSC1 and OSC2 pins of the device has been stopped (for example, by execution of a SLEEP instruction). During normal operation, a WDT time-out generates a device RESET. If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation. The WDT can be permanently disabled by programming the configuration bit WDTE as clear (Section 9.1).

9.6.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms, (with no prescaler). The time-out periods vary with temperature, VDD and process variations from part to part (see DC specs). If longer time-out periods are desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT under software control by writing to the OPTION register. Thus, time-out periods up to 2.3 seconds can be realized.


The CLRWDT and SLEEP instructions clear the WDT and the prescaler, if assigned to the WDT, and prevent it from timing out and generating a device RESET.

The $\overline{\text{TO}}$ bit in the STATUS register will be cleared upon a Watchdog Timer time-out.

9.6.2 WDT PROGRAMMING CONSIDERATIONS

It should also be taken in account that under worst case conditions (i.e., VDD = Min., Temperature = Max., Max. WDT prescaler) it may take several seconds before a WDT time-out occurs.





Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD	Value on all other RESETS
81h	OPTION_REG	GPPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
2007h	Config. bits	CP	BODEN	MCLRE	PWRTE	WDTE	F0SC2	F0SC1	F0SC0	uuuu uuuu	uuuu uuuu

Legend: u = Unchanged, shaded cells are not used by the Watchdog Timer.

9.7 Power-Down Mode (SLEEP)

The Power-down mode is entered by executing a SLEEP instruction.

If the Watchdog Timer is enabled:

- · WDT will be cleared but keeps running
- PD bit in the STATUS register is cleared
- TO bit is set
- · Oscillator driver is turned off
- I/O ports maintain the status they had before SLEEP was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, all I/O pins should be either at VDD, or VSS, with no external circuitry drawing current from the I/O pin and the comparators and CVREF should be disabled. I/O pins that are hi-impedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSS for lowest current consumption. The contribution from on-chip pull-ups on GPIO should be considered.

The $\overline{\text{MCLR}}$ pin must be at a logic high level (VIHMC).

Note: It should be noted that a RESET gen<u>erated</u> by a WDT time-out does not drive MCLR pin low.

9.7.1 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:

- 1. External RESET input on MCLR pin
- 2. Watchdog Timer Wake-up (if WDT was enabled)
- 3. Interrupt from GP2/INT pin, GPIO change, or a peripheral interrupt.

The first event will cause a device RESET. The two latter events are considered a continuation of program execution. The TO and PD bits in the STATUS register can be used to determine the cause of device RESET. The PD bit, which is set on power-up, is cleared when SLEEP is invoked. TO bit is cleared if WDT Wake-up occurred.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction after the SLEEP instruction of the instruction following SLEEP is not desirable, the user should have an NOP after the SLEEP instruction.

Note: If the global interrupts are disabled (GIE is cleared), but any interrupt source has both its interrupt enable bit and the corresponding interrupt flag bits set, the device will immediately wake-up from SLEEP. The SLEEP instruction is completely executed.

The WDT is cleared when the device wakes up from SLEEP, regardless of the source of wake-up.




FIGURE 9-13: WAKE-UP FROM SLEEP THROUGH INTERRUPT

9.8 Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

Note: The entire data EEPROM and FLASH program memory will be erased when the code protection is turned off. The INTOSC calibration data is also erased. See PIC12F629/675 Programming Specification for more information.

9.9 ID Locations

Four memory locations (2000h-2003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution but are readable and writable during Program/Verify. Only the Least Significant 7 bits of the ID locations are used.

9.10 In-Circuit Serial Programming

The PIC12F629/675 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for:

- power
- ground
- programming voltage

This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.


The device is placed into a Program/Verify mode by holding the GP0 and GP1 pins low, while raising the MCLR (VPP) pin from VIL to VIHH (see Programming Specification). GP0 becomes the programming data and GP1 becomes the programming clock. Both GP0 and GP1 are Schmitt Trigger inputs in this mode.

After RESET, to place the device into Programming/ Verify mode, the program counter (PC) is at location 00h. A 6-bit command is then supplied to the device. Depending on the command, 14-bits of program data are then supplied to or from the device, depending on whether the command was a load or a read. For complete details of serial programming, please refer to the Programming Specifications.

A typical In-Circuit Serial Programming connection is shown in Figure 9-14.

FIGURE 9-14:

TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



9.11 In-Circuit Debugger

Since in-circuit debugging requires the loss of clock, data and MCLR pins, MPLAB[®] ICD 2 development with an 8-pin device is not practical. A special 14-pin PIC12F675-ICD device is used with MPLAB ICD 2 to provide separate clock, data and MCLR pins and frees all normally available pins to the user.

This special ICD device is mounted on the top of the header and its signals are routed to the MPLAB ICD 2 connector. On the bottom of the header is an 8-pin socket that plugs into the user's target via the 8-pin stand-off connector.

When the ICD pin on the PIC12F675-ICD device is held low, the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB ICD 2. When the microcontroller has this feature enabled, some of the resources are not available for general use. Table 9-10 shows which features are consumed by the background debugger:

TABLE 9-10: DEBUGGER RESOURCES

I/O pins	ICDCLK, ICDDATA					
Stack	1 level					
Program Memory	Address 0h must be NOP 300h - 3FEh					

For more information, see 8-Pin MPLAB ICD 2 Header Information Sheet (DS51292) available on Microchip's website (www.microchip.com).

PIC12F629/675

NOTES:

10.0 INSTRUCTION SET SUMMARY

The PIC12F629/675 instruction set is highly orthogonal and is comprised of three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- · Literal and control operations

Each PIC12F629/675 instruction is a 14-bit word divided into an **opcode**, which specifies the instruction type, and one or more **operands**, which further specify the operation of the instruction. The formats for each of the categories is presented in Figure 10-1, while the various opcode fields are summarized in Table 10-1.

Table 10-2 lists the instructions recognized by the MPASM[™] assembler. A complete description of each instruction is also available in the PICmicro[™] Mid-Range Reference Manual (DS33023).

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator, which selects the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8-bit or 11-bit constant, or literal value.

One instruction cycle consists of four oscillator periods; for an oscillator frequency of 4 MHz, this gives a normal instruction execution time of 1 μ s. All instructions are executed within a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of an instruction. When this occurs, the execution takes two instruction cycles, with the second cycle executed as a NOP.

Note:	To maintain upward compatibility with							
	future products, do not use the OPTION							
	and TRISIO instructions.							

All instruction examples use the format `0xhh' to represent a hexadecimal number, where `h' signifies a hexadecimal digit.

10.1 READ-MODIFY-WRITE OPERATIONS

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified, and the result is stored according to either the instruction, or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register. For example, a CLRF GPIO instruction will read GPIO, clear all the data bits, then write the result back to GPIO. This example would have the unintended result that the condition that sets the GPIF flag would be cleared.

TABLE 10-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1). The assembler will generate code with x = 0 . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1.
PC	Program Counter
то	Time-out bit
PD	Power-down bit

FIGURE 10-1: GENERAL FORMAT FOR INSTRUCTIONS




TABLE 10-2: PIC12F629/675 INSTRUCTION SET

Mnemonic, Operands		Description	Cycles	14-Bit Opcode				Status	Notes
		Description	Cycles	MSb			LSb	Affected	Notes
BYTE-ORIENTED FILE REGISTER OPERATIONS									
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff		Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1 í	00	0100	dfff		Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff		Z	1,2
MOVWF	f	Move W to f	1	00	0000	lfff		_	-,-
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	0.0		dfff		С	1,2
RRF	f, d	Rotate Right f through Carry	1	0.0	1100	dfff		C	1,2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff		C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff		0,20,2	1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110		ffff	Z	1,2
	., a	BIT-ORIENTED FILE REGIS				4111		_	.,_
BCF	f, b	Bit Clear f	1	01		bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01		bfff			1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01		bfff			3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb				3
DIF33	Ι, D		. ,	-	aarr	DIII	LLLL		3
LITERAL AND CONTROL OPERATIONS									
ADDLW	k	Add literal and W	1	11		kkkk		C,DC,Z	
ANDLW	k	AND literal with W	1	11		kkkk		Z	
CALL	k	Call subroutine	2	10		kkkk			
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10		kkkk		_	
IORLW	k	Inclusive OR literal with W	1	11	1000		kkkk	Z	
MOVLW	k	Move literal to W	1	11		kkkk			
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11		kkkk			
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into Standby mode	1	00	0000	0110	0011	TO,PD	
SUBLW	k	Subtract W from literal	1	11		kkkk		C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	
Note 1: When an I/O register is modified as a function of itself (e.g., MOVF GPIO, 1), the value used will be that value present on the pipe themselves. For example, if the data late is 11 for a pip configured as input and is driven law by an external									

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF GPIO, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 module.

3: If Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

Note: Additional information on the mid-range instruction set is available in the PICmicro[™] Mid-Range MCU Family Reference Manual (DS33023).

10.2 Instruction Descriptions

ADDLW	Add Literal and W
Syntax:	[<i>label</i>] ADDLW k
Operands:	$0 \le k \le 255$
Operation:	$(W) + k \to (W)$
Status Affected:	C, DC, Z
Description:	The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.

BCF	Bit Clear f
Syntax:	[<i>label</i>] BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f \le b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

ADDWF	Add W and f
Syntax:	[<i>label</i>] ADDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) + (f) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

BSF	Bit Set f
Syntax:	[<i>label</i>] BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$1 \rightarrow (f \le b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

ANDLW	AND Literal with W
Syntax:	[<i>label</i>] ANDLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .AND. (k) \rightarrow (W)
Status Affected:	Z
Description:	The contents of W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.

BTFSS	Bit Test f, Skip if Set
Syntax:	[<i>label</i>] BTFSS f,b
Operands:	$0 \le f \le 127$ $0 \le b < 7$
Operation:	skip if (f) = 1
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2TCY instruction.

ANDWF	AND W with f
Syntax:	[<i>label</i>] ANDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) .AND. (f) \rightarrow (destination)
Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

BTFSC	Bit Test, Skip if Clear
Syntax:	[<i>label</i>] BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f) = 0
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2TCY instruction.

CALL	Call Subroutine
Syntax:	[<i>label</i>] CALL k
Operands:	$0 \le k \le 2047$
Operation:	(PC) + 1 \rightarrow TOS, k \rightarrow PC<10:0>, (PCLATH<4:3>) \rightarrow PC<12:11>
Status Affected:	None
Description:	Call Subroutine. First, return address (PC+1) is pushed onto the stack. The eleven-bit immedi- ate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction.

CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation: Status Affected:	$\begin{array}{l} 00h \rightarrow WDT \\ 0 \rightarrow WDT \ prescaler, \\ 1 \rightarrow \overline{TO} \\ 1 \rightarrow \overline{PD} \\ \overline{TO}, \ \overline{PD} \end{array}$
Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler <u>of</u> the WDT. STATUS bits TO and PD are set.

CLRF	Clear f
Syntax:	[<i>label</i>] CLRF f
Operands:	$0 \leq f \leq 127$
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

COMF	Complement f
Syntax:	[<i>label</i>] COMF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	$(\overline{f}) \rightarrow (destination)$
Status Affected:	Z
Description:	The contents of register 'f' are complemented. If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored back in register 'f'.

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow (W) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is set.

DECF	Decrement f
Syntax:	[/abe/] DECF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) - 1 \rightarrow (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

DECFSZ	Decrement f, Skip if 0
Syntax:	[label] DECFSZ f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in[0,1] \end{array}$
Operation:	(f) - 1 \rightarrow (destination); skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are decremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 1, the next instruc- tion is executed. If the result is 0, then a NOP is executed instead, making it a 2TCY instruction.

INCFSZ	Increment f, Skip if 0
Syntax:	[<i>label</i>] INCFSZ f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	(f) + 1 \rightarrow (destination), skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 1, the next instruc- tion is executed. If the result is 0, a NOP is executed instead, making it a 2TCY instruction.

GOTO	Unconditional Branch
Syntax:	[<i>label</i>] GOTO k
Operands:	$0 \leq k \leq 2047$
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> \rightarrow PC<12:11>
Status Affected:	None
Description:	GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two- cycle instruction.

IORLW	Inclusive OR Literal with W
Syntax:	[<i>label</i>] IORLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .OR. $k \rightarrow$ (W)
Status Affected:	Z
Description:	The contents of the W register are OR'ed with the eight-bit literal 'k'. The result is placed in the W register.

INCF	Increment f	IORWF	Inclusive OR W with f
Syntax:	[<i>label</i>] INCF f,d	Syntax:	[<i>label</i>] IORWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$	Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) + 1 \rightarrow (destination)	Operation:	(W) .OR. (f) \rightarrow (destination)
Status Affected:	Z	Status Affected:	Z
Description:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.	Description:	Inclusive OR the W register with register 'f'. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.

MOVF	Move f
Syntax:	[<i>label</i>] MOVF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) \rightarrow (destination)
Status Affected:	Z
Description:	The contents of register f are moved to a destination dependant upon the status of d. If $d = 0$, destination is W register. If $d = 1$, the destination is file register f itself. d = 1 is useful to test a file register, since status flag Z is affected.

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.

MOVLW	Move Literal to W
Syntax:	[<i>label</i>] MOVLW k
Operands:	$0 \leq k \leq 255$
Operation:	$k \rightarrow (W)$
Status Affected:	None
Description:	The eight-bit literal 'k' is loaded into W register. The don't cares will assemble as 0's.

RETFIE	Return from Interrupt
Syntax:	[label] RETFIE
Operands:	None
Operation:	$TOS \rightarrow PC$, 1 $\rightarrow GIE$
Status Affected:	None

MOVWF	Move W to f
Syntax:	[<i>label</i>] MOVWF f
Operands:	$0 \leq f \leq 127$
Operation:	$(W) \rightarrow (f)$
Status Affected:	None
Description:	Move data from W register to register 'f'.

RETLW	Return with Literal in W						
Syntax:	[<i>label</i>] RETLW k						
Operands:	$0 \le k \le 255$						
Operation:	$k \rightarrow (W);$ TOS $\rightarrow PC$						
Status Affected:	None						
Description:	The W register is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.						

RLF	Rotate Left f through Carry							
Syntax:	[<i>label</i>] RLF f,d							
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$							
Operation:	See description below							
Status Affected:	С							
Description:	The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is stored back in register 'f'.							

SLEEP

Syntax:	[label] SLEEP				
Operands:	None				
Operation:	$\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow WDT \text{ prescaler,} \\ 1 \rightarrow \overline{TO}, \\ 0 \rightarrow \overline{PD} \end{array}$				
Status Affected:	TO, PD				
Description:	The power-down STATUS bit, \overline{PD} is cleared. Time-out STATUS bit, \overline{TO} is set. Watchdog Timer and its prescaler are cleared. The processor is put into SLEEP mode with the oscillator stopped.				

RETURN	Return from Subroutine						
Syntax:	[label] RETURN						
Operands:	None						
Operation:	$TOS \rightarrow PC$						
Status Affected:	None						
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction.						

RRF	Rotate Right f through Carry								
Syntax:	[<i>label</i>] RRF f,d								
Operands:	$0 \le f \le 127$ d $\in [0,1]$								
Operation:	See description below								
Status Affected:	С								
Description:	The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.								
	C Register f								

SUBLW	Subtract W from Literal					
Syntax:	[<i>label</i>] SUBLW k					
Operands:	$0 \le k \le 255$					
Operation:	$k - (W) \rightarrow (W)$					
Status Affected:	C, DC, Z					
Description:	The W register is subtracted (2's complement method) from the eight-bit literal 'k'. The result is placed in the W register.					

SUBWF	Subtract W from f					
Syntax:	[<i>label</i>] SUBWF f,d					
Operands:	$0 \le f \le 127$ d \in [0,1]					
Operation:	(f) - (W) \rightarrow (destination)					
Status Affected:	C, DC, Z					
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.					

SWAPF	Swap Nibbles in f						
Syntax:	[<i>label</i>] SWAPF f,d						
Operands:	$0 \le f \le 127$ d \in [0,1]						
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$						
Status Affected:	None						
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed in register 'f'.						

XORWF	Exclusive OR W with f							
Syntax:	[<i>label</i>] XORWF f,d							
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$							
Operation:	(W) .XOR. (f) \rightarrow (destination)							
Status Affected:	Z							
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.							

XORLW	Exclusive OR Literal with W						
Syntax:	[<i>label</i>] XORLW k						
Operands:	$0 \le k \le 255$						
Operation:	(W) .XOR. $k \rightarrow (W)$						
Status Affected:	Z						
Description:	The contents of the W register are XOR'ed with the eight-bit literal 'k'. The result is placed in the W register.						

11.0 DEVELOPMENT SUPPORT

The PICmicro[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C17 and MPLAB C18 C Compilers
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB C30 C Compiler
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
- MPLAB dsPIC30 Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB ICE 4000 In-Circuit Emulator
- In-Circuit Debugger
- MPLAB ICD 2
- Device Programmers
 - PRO MATE® II Universal Device Programmer
 - PICSTART[®] Plus Development Programmer
- Low Cost Demonstration Boards
 - PICDEM[™] 1 Demonstration Board
 - PICDEM.net[™] Demonstration Board
 - PICDEM 2 Plus Demonstration Board
 - PICDEM 3 Demonstration Board
 - PICDEM 17 Demonstration Board
 - PICDEM 18R Demonstration Board
 - PICDEM LIN Demonstration Board
 - PICDEM USB Demonstration Board
- Evaluation Kits
 - KEELOQ®
 - PICDEM MSC
 - microID®
 - CAN
 - PowerSmart®
 - Analog

11.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] based application that contains:

- · An interface to debugging tools
 - simulator
 - programmer (sold separately)
 - emulator (sold separately)
 - in-circuit debugger (sold separately)
- · A full-featured editor with color coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High level source code debugging
- Mouse over variable inspection
- Extensive on-line help
- The MPLAB IDE allows you to:
- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PICmicro emulator and simulator tools (automatically updates all project information)
- Debug using:
 - source files (assembly or C)
 - absolute listing file (mixed assembly and C)
 - machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost effective simulators, through low cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increasing flexibility and power.

11.2 MPASM Assembler

The MPASM assembler is a full-featured, universal macro assembler for all PICmicro MCUs.

The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contains source lines and generated machine code and COFF files for debugging.

The MPASM assembler features include:

- Integration into MPLAB IDE projects
- · User defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

11.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI C compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

11.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can link relocatable objects from pre-compiled libraries, using directives from a linker script.

The MPLIB object librarian manages the creation and modification of library files of pre-compiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

11.5 MPLAB C30 C Compiler

The MPLAB C30 C compiler is a full-featured, ANSI compliant, optimizing compiler that translates standard ANSI C programs into dsPIC30F assembly language source. The compiler also supports many command-line options and language extensions to take full advantage of the dsPIC30F device hardware capabilities, and afford fine control of the compiler code generator.

MPLAB C30 is distributed with a complete ANSI C standard library. All library functions have been validated and conform to the ANSI C library standard. The library includes functions for string manipulation, dynamic memory allocation, data conversion, time-keeping, and math functions (trigonometric, exponential and hyperbolic). The compiler provides symbolic information for high level source debugging with the MPLAB IDE.

11.6 MPLAB ASM30 Assembler, Linker, and Librarian

MPLAB ASM30 assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 compiler uses the assembler to produce it's object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

11.7 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC hosted environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any pin. The execution can be performed in Single-Step, Execute Until Break, or Trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and MPLAB C18 C Compilers, as well as the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent, economical software development tool.

11.8 MPLAB SIM30 Software Simulator

The MPLAB SIM30 software simulator allows code development in a PC hosted environment by simulating the dsPIC30F series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any of the pins.

The MPLAB SIM30 simulator fully supports symbolic debugging using the MPLAB C30 C Compiler and MPLAB ASM30 assembler. The simulator runs in either a Command Line mode for automated tasks, or from MPLAB IDE. This high speed simulator is designed to debug, analyze and optimize time intensive DSP routines.

11.9 MPLAB ICE 2000 High Performance Universal In-Circuit Emulator

The MPLAB ICE 2000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers. Software control of the MPLAB ICE 2000 in-circuit emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PICmicro microcontrollers.

The MPLAB ICE 2000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

11.10 MPLAB ICE 4000 High Performance Universal In-Circuit Emulator

The MPLAB ICE 4000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for highend PICmicro microcontrollers. Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICD 4000 is a premium emulator system, providing the features of MPLAB ICE 2000, but with increased emulation memory and high speed performance for dsPIC30F and PIC18XXXX devices. Its advanced emulator features include complex triggering and timing, up to 2 Mb of emulation memory, and the ability to view variables in real-time.

The MPLAB ICE 4000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

11.11 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low cost, run-time development tool, connecting to the host PC via an RS-232 or high speed USB interface. This tool is based on the FLASH PICmicro MCUs and can be used to develop for these and other PICmicro microcontrollers. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the FLASH devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers cost effective in-circuit FLASH debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single-stepping and watching variables, CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real-time. MPLAB ICD 2 also serves as a development programmer for selected PICmicro devices.

11.12 PRO MATE II Universal Device Programmer

The PRO MATE II is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features an LCD display for instructions and error messages and a modular detachable socket assembly to support various package types. In Stand-alone mode, the PRO MATE II device programmer can read, verify, and program PICmicro devices without a PC connection. It can also set code protection in this mode.

11.13 PICSTART Plus Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus development programmer supports most PICmicro devices up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

11.14 PICDEM 1 PICmicro Demonstration Board

The PICDEM 1 demonstration board demonstrates the capabilities of the PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The sample microcontrollers provided with the PICDEM 1 demonstration board can be programmed with a PRO MATE II device programmer, or a PICSTART Plus development programmer. The PICDEM 1 demonstration board can be connected to the MPLAB ICE in-circuit emulator for testing. A prototype area extends the circuitry for additional application components. Features include an RS-232 interface, a potentiometer for simulated analog input, push button switches and eight LEDs.

11.15 PICDEM.net Internet/Ethernet Demonstration Board

The PICDEM.net demonstration board is an Internet/ Ethernet demonstration board using the PIC18F452 microcontroller and TCP/IP firmware. The board supports any 40-pin DIP device that conforms to the standard pinout used by the PIC16F877 or PIC18C452. This kit features a user friendly TCP/IP stack, web server with HTML, a 24L256 Serial EEPROM for Xmodem download to web pages into Serial EEPROM, ICSP/MPLAB ICD 2 interface connector, an Ethernet interface, RS-232 interface, and a 16 x 2 LCD display. Also included is the book and CD-ROM *"TCP/IP Lean, Web Servers for Embedded Systems,"* by Jeremy Bentham

11.16 PICDEM 2 Plus Demonstration Board

The PICDEM 2 Plus demonstration board supports many 18-, 28-, and 40-pin microcontrollers, including PIC16F87X and PIC18FXX2 devices. All the necessary hardware and software is included to run the demonstration programs. The sample microcontrollers provided with the PICDEM 2 demonstration board can be programmed with a PRO MATE II device programmer, PICSTART Plus development programmer, or MPLAB ICD 2 with a Universal Programmer Adapter. The MPLAB ICD 2 and MPLAB ICE in-circuit emulators may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area extends the circuitry for additional application components. Some of the features include an RS-232 interface, a 2 x 16 LCD display, a piezo speaker, an on-board temperature sensor, four LEDs, and sample PIC18F452 and PIC16F877 FLASH microcontrollers.

11.17 PICDEM 3 PIC16C92X Demonstration Board

The PICDEM 3 demonstration board supports the PIC16C923 and PIC16C924 in the PLCC package. All the necessary hardware and software is included to run the demonstration programs.

11.18 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. A programmed sample is included. The PRO MATE II device programmer, or the PICSTART Plus development programmer, can be used to reprogram the device for user tailored application development. The PICDEM 17 demonstration board supports program download and execution from external on-board FLASH memory. A generous prototype area is available for user hardware expansion.

11.19 PICDEM 18R PIC18C601/801 Demonstration Board

The PICDEM 18R demonstration board serves to assist development of the PIC18C601/801 family of Microchip microcontrollers. It provides hardware implementation of both 8-bit Multiplexed/De-multiplexed and 16-bit Memory modes. The board includes 2 Mb external FLASH memory and 128 Kb SRAM memory, as well as serial EEPROM, allowing access to the wide range of memory types supported by the PIC18C601/801.

11.20 PICDEM LIN PIC16C43X Demonstration Board

The powerful LIN hardware and software kit includes a series of boards and three PICmicro microcontrollers. The small footprint PIC16C432 and PIC16C433 are used as slaves in the LIN communication and feature on-board LIN transceivers. A PIC16F874 FLASH microcontroller serves as the master. All three micro-controllers are programmed with firmware to provide LIN bus communication.

11.21 PICkit[™] 1 FLASH Starter Kit

A complete "development system in a box", the PICkit FLASH Starter Kit includes a convenient multi-section board for programming, evaluation, and development of 8/14-pin FLASH PIC[®] microcontrollers. Powered via USB, the board operates under a simple Windows GUI. The PICkit 1 Starter Kit includes the user's guide (on CD ROM), PICkit 1 tutorial software and code for various applications. Also included are MPLAB[®] IDE (Integrated Development Environment) software, software and hardware "Tips 'n Tricks for 8-pin FLASH PIC[®] Microcontrollers" Handbook and a USB Interface Cable. Supports all current 8/14-pin FLASH PIC microcontrollers, as well as many future planned devices.

11.22 PICDEM USB PIC16C7X5 Demonstration Board

The PICDEM USB Demonstration Board shows off the capabilities of the PIC16C745 and PIC16C765 USB microcontrollers. This board provides the basis for future USB products.

11.23 Evaluation and Programming Tools

In addition to the PICDEM series of circuits, Microchip has a line of evaluation kits and demonstration software for these products.

- KEELOQ evaluation and programming tools for Microchip's HCS Secure Data Products
- CAN developers kit for automotive network applications
- Analog design boards and filter design software
- PowerSmart battery charging evaluation/ calibration kits
- IrDA[®] development kit
- microID development and rfLab[™] development software
- SEEVAL[®] designer kit for memory evaluation and endurance calculations
- PICDEM MSC demo boards for Switching mode power supply, high power IR driver, delta sigma ADC, and flow rate sensor

Check the Microchip web page and the latest Product Line Card for the complete list of demonstration and evaluation kits.

NOTES:

12.0 ELECTRICAL SPECIFICATIONS


Absolute Maximum Ratings†

Ambient temperature under bias	40 to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0.3 to +6.5V
Voltage on MCLR with respect to Vss	0.3 to +13.5V
Voltage on all other pins with respect to Vss	0.3V to (VDD + 0.3V)
Total power dissipation ⁽¹⁾	800 mW
Maximum current out of Vss pin	
Maximum current into VDD pin	
Input clamp current, Iк (Vi < 0 or Vi > VDD)	± 20 mA
Output clamp current, loк (Vo < 0 or Vo >VoD)	± 20 mA
Maximum output current sunk by any I/O pin	
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all GPIO	125 mA
Maximum current sourced all GPIO	125 mA

Note 1: Power dissipation is calculated as follows: PDIS = VDD x {IDD - Σ IOH} + Σ {(VDD-VOH) x IOH} + Σ (VOI x IOL).

† NOTICE: Stresses above those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note: Voltage spikes below Vss at the $\overline{\text{MCLR}}$ pin, inducing currents greater than 80 mA, may cause latchup. Thus, a series resistor of 50-100 Ω should be used when applying a "low" level to the $\overline{\text{MCLR}}$ pin, rather than pulling this pin directly to Vss.






FIGURE 12-2: PIC12F675 WITH A/D ENABLED VOLTAGE-FREQUENCY GRAPH, -40°C \leq TA \leq +125°C





FIGURE 12-3: PIC12F675 WITH A/D ENABLED VOLTAGE-FREQUENCY GRAPH, 0°C \leq TA \leq +125°C



DC Characteristics: PIC12F629/675-I (Industrial), PIC12F629/675-E (Extended) 12.1

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}\mbox{C} \leq \mbox{Ta} \leq +85^{\circ}\mbox{C for industrial} \\ & -40^{\circ}\mbox{C} \leq \mbox{Ta} \leq +125^{\circ}\mbox{C for extended} \end{array}$					
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions	
D001 D001A D001B D001C D001D	Vdd	Supply Voltage	2.0 2.2 2.5 3.0 4.5		5.5 5.5 5.5 5.5 5.5 5.5	V V V V	Fosc < = 4 MHz: PIC12F629/675 with A/D off PIC12F675 with A/D on, 0°C to +125°C PIC12F675 with A/D on, -40°C to +125°C 4 MHz < Fosc < = 10 MHz	
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾	1.5*	—	—	V	Device in SLEEP mode	
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	_	Vss	—	V	See section on Power-on Reset for details	
D004	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05*	—	—	V/ms	See section on Power-on Reset for details	
D005	VBOD		_	2.1	—	V		
* These parameters are characterized but not tested.								

Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance t only and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
Param	Device Characteristics	Min	Тур†	Max	Units		Conditions	
No.	Bevice onaldetensites		וקני	max	onita	VDD	Note	
D010	Supply Current (IDD)	—	9	16	μA	2.0	Fosc = 32 kHz	
			18	28	μA	3.0	LP Oscillator Mode	
		_	35	54	μA	5.0		
D011		—	110	150	μA	2.0	Fosc = 1 MHz	
		—	190	280	μA	3.0	XT Oscillator Mode	
		—	330	450	μA	5.0		
D012			220	280	μA	2.0	Fosc = 4 MHz	
			370	650	μA	3.0	XT Oscillator Mode	
		—	0.6	1.4	mA	5.0		
D013			70	110	μA	2.0	Fosc = 1 MHz	
			140	250	μA	3.0	EC Oscillator Mode	
		—	260	390	μA	5.0		
D014		_	180	250	μA	2.0	Fosc = 4 MHz	
			320	470	μA	3.0	EC Oscillator Mode	
		—	580	850	μA	5.0		
D015		_	340	450	μΑ	2.0	Fosc = 4 MHz	
			500	700	μΑ	3.0	INTOSC Mode	
			0.8	1.1	mA	5.0		
D016			180	250	μA	2.0	Fosc = 4 MHz	
			320	450	μΑ	3.0	EXTRC Mode	
			580	800	μΑ	5.0		
D017			2.1	2.95	mA	4.5	Fosc = 20 MHz	
		_	2.4	3.0	mA	5.0	HS Oscillator Mode	

12.2 DC Characteristics: PIC12F629/675-I (Industrial)

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in Active Operation mode are: OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
Param	aram Device Characteristics		Тур†	Max	Units	Conditions		
No.		Min	וקעי	max	onits	Vdd	Note	
D020	Power-down Base Current		0.99	700	nA	2.0	WDT, BOD, Comparators, VREF,	
	(IPD)	_	1.2	770	nA	3.0	and T1OSC disabled	
		_	2.9	995	nA	5.0		
D021		—	0.3	1.5	μA	2.0	WDT Current ⁽¹⁾	
		_	1.8	3.5	μA	3.0		
		_	8.4	17	μA	5.0		
D022		_	58	70	μA	3.0	BOD Current ⁽¹⁾	
		_	109	130	μA	5.0		
D023		—	3.3	6.5	μA	2.0	Comparator Current ⁽¹⁾	
			6.1	8.5	μA	3.0		
			11.5	16	μA	5.0		
D024		_	58	70	μA	2.0	CVREF Current ⁽¹⁾	
			85	100	μA	3.0		
		—	138	160	μA	5.0		
D025		_	4.0	6.5	μA	2.0	T1 Osc Current ⁽¹⁾	
			4.6	7.0	μA	3.0		
		_	6.0	10.5	μA	5.0		
D026		—	1.2	775	nA	3.0	A/D Current ⁽¹⁾	
			0.0022	1.0	μA	5.0		

12.3 DC Characteristics: PIC12F629/675-I (Industrial)

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD.

Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended									
Param	Device Characteristics	Min	Тур†	Max	Units		Conditions		
No.	Device Characteristics		турт	IVIAX	Units	VDD	Note		
D010E	Supply Current (IDD)	—	9	16	μA	2.0	Fosc = 32 kHz		
		_	18	28	μA	3.0	LP Oscillator Mode		
		_	35	54	μA	5.0			
D011E		_	110	150	μA	2.0	Fosc = 1 MHz		
		—	190	280	μA	3.0	XT Oscillator Mode		
		_	330	450	μA	5.0			
D012E		_	220	280	μA	2.0	Fosc = 4 MHz		
		_	370	650	μA	3.0	XT Oscillator Mode		
		_	0.6	1.4	mA	5.0			
D013E			70	110	μA	2.0	Fosc = 1 MHz		
			140	250	μA	3.0	EC Oscillator Mode		
			260	390	μΑ	5.0			
D014E			180	250	μA	2.0	Fosc = 4 MHz		
			320	470	μΑ	3.0	EC Oscillator Mode		
			580	850	μΑ	5.0			
D015E			340	450	μA	2.0	Fosc = 4 MHz		
		<u> </u>	500	780	μA	3.0	INTOSC Mode		
			0.8	1.1	mA	5.0			
D016E			180	250	μΑ	2.0	Fosc = 4 MHz		
			320	450	μA	3.0	EXTRC Mode		
			580	800	μΑ	5.0			
D017E			2.1	2.95	mA	4.5	Fosc = 20 MHz		
			2.4	3.0	mA	5.0	HS Oscillator Mode		

12.4 DC Characteristics: PIC12F629/675-E (Extended)

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in Active Operation mode are: OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

12.5	DC Characteristics: PIC12F629/675-E (Extended)
------	--

Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended								
Param	Device Characteristics		Min Typ†	Max	Units	Conditions		
No.			.,,,,,	max	•	VDD	Note	
D020E	Power-down Base Current	—	0.00099	3.5	μΑ	2.0	WDT, BOD, Comparators, VREF,	
	(IPD)	_	0.0012	4.0	μA	3.0	and T1OSC disabled	
			0.0029	8.0	μA	5.0		
D021E		—	0.3	6.0	μA	2.0	WDT Current ⁽¹⁾	
		—	1.8	9.0	μA	3.0		
		—	8.4	20	μA	5.0		
D022E		—	58	70	μA	3.0	BOD Current ⁽¹⁾	
		—	109	130	μA	5.0		
D023E		—	3.3	10	μA	2.0	Comparator Current ⁽¹⁾	
		_	6.1	13	μA	3.0		
		—	11.5	24	μA	5.0		
D024E		—	58	70	μA	2.0	CVREF Current ⁽¹⁾	
		_	85	100	μA	3.0		
		—	138	165	μA	5.0		
D025E			4.0	10	μΑ	2.0	T1 Osc Current ⁽¹⁾	
			4.6	12	μΑ	3.0		
		—	6.0	20	μA	5.0		
D026E			0.0012	6.0	μΑ	3.0	A/D Current ⁽¹⁾	
		_	0.0022	8.5	μA	5.0		

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD.

12.6 DC Characteristics: PIC12F629/675-I (Industrial), PIC12F629/675-E (Extended)

DC CHA	ARACT	ERISTICS			-40°C ≤ 1	$\begin{array}{l} -40^{\circ}C \leq TA \leq +85^{\circ}C \text{ for industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \text{ for extended} \\ \end{array}$			
Param No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions		
		Input Low Voltage							
	VIL	I/O ports							
D030		with TTL buffer	Vss	—	0.8	V	$4.5V \le VDD \le 5.5V$		
D030A			Vss	—	0.15 Vdd	V	Otherwise		
D031		with Schmitt Trigger buffer	Vss	_	0.2 Vdd	V	Entire range		
D032		MCLR, OSC1 (RC mode)	Vss		0.2 Vdd	V			
D033		OSC1 (XT and LP modes)	Vss		0.3	V	(Note 1)		
D033A		OSC1 (HS mode)	Vss		0.3 Vdd	V	(Note 1)		
		Input High Voltage							
	Vін	I/O ports		_					
D040		with TTL buffer	2.0		Vdd	V	$4.5V \le VDD \le 5.5V$		
D040A			(0.25 VDD+0.8)		Vdd	V	otherwise		
D041		with Schmitt Trigger buffer	0.8 Vdd		Vdd		entire range		
D042		MCLR	0.8 Vdd		Vdd	V			
D043		OSC1 (XT and LP modes)	1.6	—	Vdd	V	(Note 1)		
D043A		OSC1 (HS mode)	0.7 Vdd		Vdd	V	(Note 1)		
D043B		OSC1 (RC mode)	0.9 Vdd	—	Vdd	V			
D070	IPUR	GPIO Weak Pull-up Current	50*	250	400*	μΑ	VDD = 5.0V, VPIN = VSS		
		Input Leakage Current ⁽³⁾							
D060	lı∟	I/O ports	—	± 0.1	± 1	μA	$Vss \le VPIN \le VDD,$ Pin at hi-impedance		
D060A		Analog inputs	—	± 0.1	± 1	μA	$Vss \le VPIN \le VDD$		
D060B		VREF	—	± 0.1	± 1	μA	$Vss \le VPIN \le VDD$		
D061		MCLR ⁽²⁾	—	± 0.1	± 5	μA	$VSS \le VPIN \le VDD$		
D063		OSC1	—	± 0.1	± 5	μA	Vss \leq VPIN \leq VDD, XT, HS and LP osc configuration		
		Output Low Voltage							
D080	Vol	I/O ports	—	—	0.6	V	IOL = 8.5 mA, VDD = 4.5V (Ind.)		
D083		OSC2/CLKOUT (RC mode)	—	—	0.6	V	IOL = 1.6 mA, VDD = 4.5V (Ind.) IOL = 1.2 mA, VDD = 4.5V (Ext.)		
		Output High Voltage							
D090	Vон	I/O ports	Vdd - 0.7	—	—	V	ІОН = -3.0 mA, VDD = 4.5V (Ind.)		
D092		OSC2/CLKOUT (RC mode)	Vdd - 0.7	_	—	V	ІОН = -1.3 mA, VDD = 4.5V (Ind.) ІОН = -1.0 mA, VDD = 4.5V (Ext.)		

* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

DC Characteristics: PIC12F629/675-I (Industrial), PIC12F629/675-E (Extended) 12.7 (Cont.)

DC CHAR	ACTERI	STICS	$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for extended} \end{array}$							
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions			
D100	Cosc2	Capacitive Loading Specs on Output Pins OSC2 pin	_		15*	pF	In XT, HS and LP modes when			
D101	Circ				50*		external clock is used to drive OSC1			
D101	CIO	All I/O pins			50*	pF				
D120	ED	Data EEPROM Memory Byte Endurance	100K	1M	_	E/W	$-40^{\circ}C \leq TA \leq +85^{\circ}C$			
D120A	ED	Byte Endurance	10K	100K	—	E/W	$+85^{\circ}C \leq TA \leq +125^{\circ}C$			
D121	Vdrw	VDD for Read/Write	VMIN	_	5.5	V	Using EECON to read/write VMIN = Minimum operating voltage			
D122	TDEW	Erase/Write cycle time	_	5	6	ms				
D123	TRETD	Characteristic Retention	40	—	_	Year	Provided no other specifications are violated			
D124	Tref	Number of Total Erase/Write Cycles before Refresh ⁽¹⁾	1M	10M	-	E/W	$-40^{\circ}C \leq TA \leq +85^{\circ}C$			
		Program FLASH Memory								
D130	Eр	Cell Endurance	10K	100K	—	E/W	$-40^\circ C \le TA \le +85^\circ C$			
D130A	ED	Cell Endurance	1K	10K	—	E/W	$+85^{\circ}C \leq TA \leq +125^{\circ}C$			
D131	Vpr	VDD for Read	VMIN	—	5.5	V	Vмın = Minimum operating voltage			
D132	VPEW	VDD for Erase/Write	4.5	—	5.5	V				
D133	TPEW	Erase/Write cycle time	-	2	2.5	ms				
D134	Tretd	Characteristic Retention	40	—	_	Year	Provided no other specifications are violated			

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: See Section 8.5.1 for additional information.

12.8 TIMING PARAMETER SYMBOLOGY


The timing parameter symbols have been created with one of the following formats:

1.	TppS2ppS
----	----------

2. TppS

<u>z. 1pp3</u>			
т			
F	Frequency	Т	Time
Lowerc	ase letters (pp) and their meanings:		
рр			
сс	CCP1	osc	OSC1
ck	CLKOUT	rd	RD
CS	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	tO	ТОСКІ
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
Upperc	ase letters and their meanings:		
S			
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance

FIGURE 12-4: LOAD CONDITIONS



12.9 AC CHARACTERISTICS: PIC12F629/675 (INDUSTRIAL, EXTENDED)




TABLE 12-1: EXTERNAL CLOCK TIMING REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fosc	External CLKIN Frequency ⁽¹⁾	DC		37	kHz	LP Osc mode
			DC	_	4	MHz	XT mode
			DC	_	20	MHz	HS mode
			DC	—	20	MHz	EC mode
		Oscillator Frequency ⁽¹⁾	5	_	37	kHz	LP Osc mode
			—	4	—	MHz	INTOSC mode
			DC	—	4	MHz	RC Osc mode
			0.1	—	4	MHz	XT Osc mode
			1	—	20	MHz	HS Osc mode
1	Tosc	External CLKIN Period ⁽¹⁾	27	_	8	μs	LP Osc mode
			50	_	∞	ns	HS Osc mode
			50	_	∞	ns	EC Osc mode
			250	_	∞	ns	XT Osc mode
		Oscillator Period ⁽¹⁾	27		200	μs	LP Osc mode
			—	250	—	ns	INTOSC mode
			250	—	—	ns	RC Osc mode
			250	—	10,000	ns	XT Osc mode
			50	—	1,000	ns	HS Osc mode
2	Тсү	Instruction Cycle Time ⁽¹⁾	200	TCY	DC	ns	Tcy = 4/Fosc
3	TosL,	External CLKIN (OSC1) High	2*	_	_	μs	LP oscillator, Tosc L/H duty cycle
	TosH	External CLKIN Low	20*	_	—	ns	HS oscillator, Tosc L/H duty
							cycle
			100 *	_		ns	XT oscillator, Tosc L/H duty cycle
4	TosR,	External CLKIN Rise	—	—	50*	ns	LP oscillator
	TosF	External CLKIN Fall	—	—	25*	ns	XT oscillator
				_	15*	ns	HS oscillator

These parameters are characterized but not tested.

† Data in 'Typ' column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at 'min' values with an external clock applied to OSC1 pin. When an external clock input is used, the 'max' cycle time limit is 'DC' (no clock) for all devices.

Param No.	Sym	Characteristic	Freq Tolerance	Min	Тур†	Max	Units	Conditions
F10	Fosc	Internal Calibrated	±1	3.96	4.00	4.04	MHz	VDD = 3.5V, 25°C
		INTOSC Frequency	±2	3.92	4.00	4.08	MHz	$2.5V \le VDD \le 5.5V$ $0^{\circ}C \le TA \le +85^{\circ}C$
			±5	3.80	4.00	4.20	MHz	$\begin{array}{l} 2.0V \leq VDD \leq 5.5V \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \ (IND) \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \ (EXT) \end{array}$
F14	Tiosc	Oscillator Wake-up from	—	—	6	8	μs	VDD = 2.0V, -40°C to +85°C
	ST	SLEEP start-up time*	—	—	4	6	μs	VDD = 3.0V, -40°C to +85°C
			—	—	3	5	μs	VDD = 5.0V, -40°C to +85°C
* *	These p	parameters are characteriz	zed but not t	ested.			•	•

PRECISION INTERNAL OSCILLATOR PARAMETERS **TABLE 12-2:**

These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.






TABLE 12-3: CLKOUT AND I/O TIMING REQUIREMENTS	TABLE 12-3 :	CLKOUT AND I/O TIMING REQUIREMENTS
--	---------------------	---

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
10	TosH2ckL	OSC1↑ to CLK- OUT↓	_	75	200	ns	(Note 1)
11	TosH2ckH	OSC1↑ to CLK- OUT↑	—	75	200	ns	(Note 1)
12	TckR	CLKOUT rise time	_	35	100	ns	(Note 1)
13	TckF	CLKOUT fall time	_	35	100	ns	(Note 1)
14	TckL2ioV	CLKOUT↓ to Port out valid	_	_	20	ns	(Note 1)
15	TioV2ckH	Port in valid before CLKOUT↑	Tosc + 200 ns	—	—	ns	(Note 1)
16	TckH2iol	Port in hold after CLKOUT↑	0	—	_	ns	(Note 1)
17	TosH2ioV	OSC1 [↑] (Q1 cycle) to Port out valid	—	50	150 *	ns	
			—	—	300	ns	
18	TosH2iol	OSC1 [↑] (Q2 cycle) to Port input invalid (I/O in hold time)	100	—	—	ns	
19	TioV2osH	Port input valid to OSC1↑ (I/O in setup time)	0	—	—	ns	
20	TioR	Port output rise time	—	10	40	ns	
21	TioF	Port output fall time	—	10	40	ns	
22	Tinp	INT pin high or low time	25			ns	
23	Trbp	GPIO change INT high or low time	Тсү			ns	

* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated.

Note 1: Measurements are taken in RC mode where CLKOUT output is 4xTosc.





FIGURE 12-7: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING

FIGURE 12-8: BROWN-OUT DETECT TIMING AND CHARACTERISTICS



I/O Pins

TABLE 12-4:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER,
AND BROWN-OUT DETECT REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	ТмсL	MCLR Pulse Width (low)	2 TBD	 TBD	 TBD	μs ms	VDD = 5V, -40°C to +85°C Extended temperature
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	10 10	17 17	25 30	ms ms	VDD = 5V, -40°C to +85°C Extended temperature
32	Tost	Oscillation Start-up Timer Period	—	1024Tosc	_	—	Tosc = OSC1 period
33*	TPWRT	Power-up Timer Period	28* TBD	72 TBD	132* TBD	ms ms	VDD = 5V, -40°C to +85°C Extended Temperature
34	Tioz	I/O Hi-impedance from MCLR Low or Watchdog Timer Reset	-	—	2.0	μS	
	Bvdd	Brown-out Detect Voltage	2.025	—	2.175	V	
		Brown-out Hysteresis	TBD	—	—	_	
35	TBOD	Brown-out Detect Pulse Width	100*	—	_	μs	$VDD \le BVDD (D005)$

* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.






TABLE 12-5: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Param No.	Sym	с	haracteristic		naracteristic		Characteristic		Min	Typ†	Max	Units	Conditions
40*	Tt0H	T0CKI High Pulse	Width	No Prescaler	0.5 Tcy + 20	—		ns					
				With Prescaler	10	_	_	ns					
41*	Tt0L	T0CKI Low Pulse	Width	No Prescaler	0.5 Tcy + 20	_		ns					
				With Prescaler	10	—	_	ns					
42*	Tt0P	T0CKI Period			Greater of: 20 or <u>Tcy + 40</u> N	—		ns	N = prescale value (2, 4,, 256)				
45*	Tt1H	T1CKI High Time	Synchronous, No Prescaler Synchronous, with Prescaler Asynchronous		0.5 Tcy + 20	—	_	ns					
					15	—		ns					
					30	—	_	ns					
46*	Tt1L	T1CKI Low Time	Synchronous, No Prescaler		0.5 Tcy + 20	_	_	ns					
			Synchronous, with Prescaler		15	—	_	ns					
			Asynchronous	3	30	_		ns					
47*	Tt1P	T1CKI Input Period	Synchronous		Greater of: 30 or <u>Tcy + 40</u> N	-	_	ns	N = prescale value (1, 2, 4, 8)				
					60	—	_	ns					
	Ft1		nput frequency range by setting bit T1OSCEN)		DC	—	200*	kHz					
48	TCKEZtmr1	Delay from extern	al clock edge to	timer increment	2 Tosc*	—	7 Tosc*	—					

These parameters are characterized but not tested.

Data in 'Typ' column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are t not tested.

TABLE 12-6: COMPARATOR SPECIFICATIONS

Comparate	or Specifications	Standard Operating Conditions -40°C to +125°C (unless otherwise stated)							
Sym	Characteristics	Min	Тур	Мах	Units	Comments			
Vos	Input Offset Voltage	_	± 5.0	± 10	mV				
VCM	Input Common Mode Voltage	0		Vdd - 1.5	V				
CMRR	Common Mode Rejection Ratio	+55*			db				
Trt	Response Time ⁽¹⁾	_	150	400*	ns				
TMC2COV	Comparator Mode Change to Output Valid	—	_	10*	μS				

* These parameters are characterized but not tested.

Note 1: Response time measured with one comparator input at (VDD - 1.5)/2 while the other input transitions from Vss to VDD - 1.5V.

TABLE 12-7: COMPARATOR VOLTAGE REFERENCE SPECIFICATIONS

Voltage F	Reference Specifications	Standard Operating Conditions -40°C to +125°C (unless otherwise stated)							
Sym	Characteristics Min		Тур	Max	Units	Comments			
	Resolution		VDD/24* VDD/32	_	LSb LSb	Low Range (VRR = 1) High Range (VRR = 0)			
	Absolute Accuracy		_	± 1/2 ± 1/2*	LSb LSb	Low Range (VRR = 1) High Range (VRR = 0)			
	Unit Resistor Value (R)	—	2k*		Ω				
	Settling Time ⁽¹⁾	—	—	10*	μS				

* These parameters are characterized but not tested.

Note 1: Settling time measured while VRR = 1 and VR<3:0> transitions from 0000 to 1111.

Param No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
A01	NR	Resolution	_	_	10 bits	bit	
A02	Eabs	Total Absolute Error*	—	—	±1	LSb	VREF = 5.0V
A03	EIL	Integral Error	—	—	±1	LSb	VREF = 5.0V
A04	Edl	Differential Error	_	—	±1	LSb	No missing codes to 10 bits VREF = 5.0V
A05	Efs	Full Scale Range	2.2*	—	5.5*	V	
A06	EOFF	Offset Error		—	±1	LSb	VREF = 5.0V
A07	Egn	Gain Error	_	_	±1	LSb	VREF = 5.0V
A10	—	Monotonicity	_	guaranteed ⁽³⁾		—	$VSS \leq VAIN \leq VREF+$
A20 A20A	VREF	Reference Voltage	2.0 2.5	—	 Vdd + 0.3	V	Absolute minimum to ensure 10-bit accuracy
A21	Vref	Reference V High (VDD or VREF)	Vss	—	Vdd	V	
A25	Vain	Analog Input Voltage	Vss	—	VREF	V	
A30	ZAIN	Recommended Impedance of Analog Voltage Source	_	_	10	kΩ	
A50	IREF	VREF Input Current ⁽²⁾	10	-	1000	μA	During VAIN acquisition. Based on differential of VHOLD to VAIN.
			_	<u> </u>	10	μA	During A/D conversion cycle.

	TABLE 12-8:	PIC12F675 A/D CONVERTER CHARACTERISTICS:
--	-------------	--

These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: When A/D is off, it will not consume any current other than leakage current. The power-down current spec includes any such leakage from the A/D module.

2: VREF current is from External VREF or VDD pin, whichever is selected as reference input.

3: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.






TABLE 12-9: PIC12F675 A/D CONVERSION REQUIREMENTS


Param No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
130	TAD	A/D Clock Period	1.6	_	—	μs	Tosc based, VREF \geq 3.0V
			3.0*	—	—	μs	Tosc based, VREF full range
130	Tad	A/D Internal RC Oscillator Period	3.0*	6.0	9.0*	μs	ADCS<1:0> = 11 (RC mode) At VDD = 2.5V
			2.0*	4.0	6.0*	μs	At VDD = 5.0V
131	TCNV	Conversion Time (not including Acquisition Time) ⁽¹⁾	_	11	—	TAD	Set GO bit to new data in A/D result register
132	TACQ	Acquisition Time	(Note 2)	11.5	—	μs	
			5*	_		μs	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 4.1 mV @ 4.096V) from the last sampled voltage (as stored on CHOLD).
134	TGO	Q4 to A/D Clock Start		Tosc/2			If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: ADRES register may be read on the following TCY cycle.

2: See Section 7.1 for minimum conditions.



TADIE 40.40.	
IABLE 12-10:	PIC12F675 A/D CONVERSION REQUIREMENTS (SLEEP MODE)

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
130	TAD	A/D Clock Period	1.6	—	_	μs	$VREF \ge 3.0V$
			3.0*	—	—	μs	VREF full range
130	TAD	A/D Internal RC					ADCS<1:0> = 11 (RC mode)
		Oscillator Period	3.0*	6.0	9.0*	μs	At VDD = 2.5V
			2.0*	4.0	6.0*	μS	At VDD = 5.0V
131	Тсм∨	Conversion Time (not including Acquisition Time) ⁽¹⁾	—	11	_	Tad	
132	TACQ	Acquisition Time	(Note 2)	11.5	_	μs	
			5*	_	_	μs	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 4.1 mV @ 4.096V) from the last sampled voltage (as stored on CHOLD).
134	TGO	Q4 to A/D Clock Start		Tosc/2 + Tcy			If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: ADRES register may be read on the following TCY cycle.

2: See Section 7.1 for minimum conditions.


NOTES:


13.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

The graphs and tables provided in this section are for **design guidance** and are **not tested**.


In some graphs or tables, the data presented are **outside specified operating range** (i.e., outside specified VDD range). This is for **information only** and devices are ensured to operate properly only within the specified range.

The data presented in this section is a **statistical summary** of data collected on units from different lots over a period of time and matrix samples. 'Typical' represents the mean of the distribution at 25°C. 'Max' or 'min' represents (mean + 3σ) or (mean - 3σ) respectively, where σ is standard deviation, over the whole temperature range.












© 2003 Microchip Technology Inc.















FIGURE 13-6: MAXIMUM IPD vs. VDD OVER TEMP (+125°C)















FIGURE 13-10: TYPICAL IPD WITH A/D ENABLED vs. VDD OVER TEMP (+85°C)








FIGURE 13-11: TYPICAL IPD WITH A/D ENABLED vs. VDD OVER TEMP (+125°C)








FIGURE 13-14: TYPICAL IPD WITH WDT ENABLED vs. VDD OVER TEMP (-40°C TO +125°C)




FIGURE 13-15: MAXIMUM AND MINIMUM INTOSC FREQ vs. TEMPERATURE WITH 0.1μ F AND 0.01μ F DECOUPLING (VDD = 3.5V)






FIGURE 13-16: MAXIMUM AND MINIMUM INTOSC FREQ vs. VDD WITH 0.1μ F AND 0.01μ F DECOUPLING (+25°C)







NOTES:

14.0 PACKAGING INFORMATION

14.1 Package Marking Information

Y YY

ww

NNN

Note:

B-Lead PDIP (Skinny DIP)	Example
XXXXXXXX XXXXXNNN O I YYWW	12F629-I /017 ○ ☎ 0215
-Lead SOIC	Example
XXXXXXXX XXXXYYWW O 🐼 NNN	12F629-E /0215 ○ ☎ 017
B-Lead DFN-S	Example
XXXXXXX XXXXXXX XXYYWW S NNN	12F629 -E/021 0215 © 017

Year code (last digit of calendar year)

Alphanumeric traceability code

for customer specific information.

Year code (last 2 digits of calendar year)

Week code (week of January 1 is week '01')

Standard PICmicro device marking consists of Microchip part number, year code, week code, and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

In the event the full Microchip part number cannot be marked on one line, it will


be carried over to the next line thus limiting the number of available characters

© 2003 Microchip Technology Inc.


14.2 **Package Details**

The following sections give the technical details of the packages.

8-Lead Plastic Dual In-line (P) – 300 mil (PDIP)



eB




	Units		INCHES*		N	IILLIMETERS	;
Dimensio	n Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8			8	
Pitch	р		.100			2.54	
Top to Seating Plane	А	.140	.155	.170	3.56	3.94	4.32
Molded Package Thickness	A2	.115	.130	.145	2.92	3.30	3.68
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	Е	.300	.313	.325	7.62	7.94	8.26
Molded Package Width	E1	.240	.250	.260	6.10	6.35	6.60
Overall Length	D	.360	.373	.385	9.14	9.46	9.78
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.045	.058	.070	1.14	1.46	1.78
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing §	eB	.310	.370	.430	7.87	9.40	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15


* Controlling Parameter § Significant Characteristic


Notes:


Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-001 Drawing No. C04-018

8-Lead Plastic Small Outline (SN) – Narrow, 150 mil (SOIC)









	Units		INCHES*		N	IILLIMETERS	
Dimensi	on Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8			8	
Pitch	р		.050			1.27	
Overall Height	Α	.053	.061	.069	1.35	1.55	1.75
Molded Package Thickness	A2	.052	.056	.061	1.32	1.42	1.55
Standoff §	A1	.004	.007	.010	0.10	0.18	0.25
Overall Width	Е	.228	.237	.244	5.79	6.02	6.20
Molded Package Width	E1	.146	.154	.157	3.71	3.91	3.99
Overall Length	D	.189	.193	.197	4.80	4.90	5.00
Chamfer Distance	h	.010	.015	.020	0.25	0.38	0.51
Foot Length	L	.019	.025	.030	0.48	0.62	0.76
Foot Angle	φ	0	4	8	0	4	8
Lead Thickness	С	.008	.009	.010	0.20	0.23	0.25
Lead Width	В	.013	.017	.020	0.33	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15


* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-012 Drawing No. C04-057

8-Lead Plastic Dual Flat No Lead Package (MF) 6x5 mm Body (DFN-S)



	Units		INCHES		M	LLIMETERS*	
Dimer	nsion Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8			8	
Pitch	р		.050 BSC			1.27 BSC	
Overall Height	А		.033	.039		0.85	1.00
Molded Package Thickness	A2		.026	.031		0.65	0.80
Standoff	A1	.000	.0004	.002	0.00	0.01	0.05
Base Thickness	A3		.008 REF.			0.20 REF.	
Overall Length	E		.194 BSC			4.92 BSC	
Molded Package Length	E1		.184 BSC			4.67 BSC	
Exposed Pad Length	E2	.152	.158	.163	3.85	4.00	4.15
Overall Width	D		.236 BSC			5.99 BSC	
Molded Package Width	D1		.226 BSC			5.74 BSC	
Exposed Pad Width	D2	.085	.091	.097	2.16	2.31	2.46
Lead Width	В	.014	.016	.019	0.35	0.40	0.47
Lead Length	L	.020	.024	.030	0.50	0.60	0.75
Tie Bar Width	R		.014			.356	
Mold Draft Angle Top	α			12 [°]			12 [°]

*Controlling Parameter


A1

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC equivalent: pending

Drawing No. C04-113

8-Lead Plastic Dual Flat No Lead Package (MF) 6x5 mm Body (DFN-S) Land Pattern and Solder Mask



	Units		INCHES		М	ILLIMETERS*	
Γ	Dimension Limits	MIN	NOM	MAX	MIN	NOM	MAX
Pitch	р		.050 BSC			1.27 BSC	
Pad Width	В	.014	.016	.019	0.35	0.40	0.47
Pad Length	L	.020	.024	.030	0.50	0.60	0.75
Pad to Solder Mask	М	.005		.006	0.13		0.15

*Controlling Parameter

Drawing No. C04-2113

NOTES:

APPENDIX A: DATA SHEET REVISION HISTORY

Revision A

This is a new data sheet.

Revision B

Added characterization graphs.

Updated specifications.

Added notes to indicate Microchip programmers maintain all calibration bits to factory settings and the PIC12F675 ANSEL register must be initialized to configure pins as digital I/O.

Updated MLF-S package name to DFN-S.

APPENDIX B: DEVICE DIFFERENCES

The differences between the PIC12F629/675 devices listed in this data sheet are shown in Table B-1.

TABLE B-1: DEVICE DIFFERENCES

Feature	PIC12F629	PIC12F675
A/D	No	Yes

APPENDIX C: DEVICE MIGRATIONS

This section is intended to describe the functional and electrical specification differences when migrating between functionally similar devices (such as from a PIC16C74A to a PIC16C74B).

Not Applicable

APPENDIX D: MIGRATING FROM OTHER PICmicro[®] DEVICES

This discusses some of the issues in migrating from other PICmicro devices to the PIC12F6XX family of devices.

D.1 PIC12C67X to PIC12F6XX

PIC12C67X	PIC12F6XX
10 MHz	20 MHz
2048 bytes	1024 bytes
8-bit	10-bit
16 bytes	64 bytes
5	8
Ν	Y
GP0/1/3	GP0/1/2/4/5
GP0/1/3	GP0/1/2/3/4/5
Ν	Y
	10 MHz 2048 bytes 8-bit 16 bytes 5 N GP0/1/3 GP0/1/3

TABLE 1: FEATURE COMPARISON

Note:	This device has been designed to perform
	to the parameters of its data sheet. It has
	been tested to an electrical specification
	designed to determine its conformance
	with these parameters. Due to process
	differences in the manufacture of this
	device, this device may have different
	performance characteristics than its earlier
	version. These differences may cause this
	device to perform differently in your
	application than the earlier version of this
	device.

INDEX

Α	
A/D	. 41
Acquisition Requirements	. 45
Block Diagram	
Calculating Acquisition Time	
Configuration and Operation	
Effects of a RESET	
Internal Sampling Switch (Rss) Impedance	
Operation During SLEEP PIC12F675 Converter Characteristics	
Source Impedance	
Summary of Registers	
Absolute Maximum Ratings	
AC Characteristics	
Industrial and Extended	. 94
Additional Pin Functions	. 19
Interrupt-on-Change	
Weak Pull-up	
Analog Input Connection Considerations	. 38
Analog-to-Digital Converter. See A/D	
Assembler MPASM Assembler	
	. / /
В	
Block Diagram	
TMR0/WDT Prescaler	. 27
Block Diagrams	
Analog Input Mode	
Analog Input Model	
Comparator Output Comparator Voltage Reference	
GP0 and GP1 Pins	
GP2	
GP3	
GP4	
GP5	
On-Chip Reset Circuit	. 55
RC Oscillator Mode	. 54
Timer1	
Watchdog Timer	. 65
Brown-out	
Associated Registers	
Brown-out Detect (BOD)	
Brown-out Detect Timing and Characteristics	. 97
C	
C Compilers	
MPLAB C17	
MPLAB C18	
MPLAB C30	
Calibrated Internal RC Frequencies CLKOUT	
Code Examples	. 54
Changing Prescaler	29
Data EEPROM Read	
Data EEPROM Write	
Initializing GPIO	
Saving STATUS and W Registers in RAM	
Write Verify	
Code Protection	
Comparator	
Associated Registers	
Configuration	. 37
Effects of a RESET	
I/O Operating Modes	. 37

Operation	36
Operation During SLEEP Output	
•	
Reference	
Response Time	
Comparator Specifications	
Comparator Voltage Reference Specifications	
Configuration Bits	
Configuring the Voltage Reference	39
Crystal Operation	53
D	
-	
Data EEPROM Memory	
Associated Registers/Bits	
Code Protection	
EEADR Register	47
EECON1 Register	47
EECON2 Register	47
EEDATA Register	47
Data Memory Organization	
DC Characteristics	
Extended and Industrial	91
Industrial	
Demonstration Boards	
PICDEM 1	80
PICDEM 17 PICDEM 18R PIC18C601/801	00
PICDEM 2 Plus	80
PICDEM 3 PIC16C92X	
PICDEM LIN PIC16C43X	
PICDEM USB PIC16C7X5	
PICDEM.net Internet/Ethernet	
PICDEM.net Internet/Ethernet	
	77
Development Support	77 121
Development Support Device Differences	77 121 122
Development Support Device Differences Device Migrations Device Overview	77 121 122
Development Support Device Differences Device Migrations Device Overview E	77 121 122
Development Support Device Differences Device Migrations Device Overview E EEPROM Data Memory	77 121 122 5
Development Support Device Differences Device Migrations Device Overview E EEPROM Data Memory Reading	77 121 122 5
Development Support Device Differences Device Migrations Device Overview E EEPROM Data Memory Reading Spurious Write	77 121 122 5 5 49 49
Development Support Device Differences Device Migrations Device Overview E EEPROM Data Memory Reading Spurious Write Write Verify	77 121 122 5 49 49 49
Development Support Device Differences Device Migrations Device Overview E EEPROM Data Memory Reading Spurious Write Write Verify Writing	77 121 122 5 49 49 49 49 49 49
Development Support Device Differences Device Migrations Device Overview E EEPROM Data Memory Reading Spurious Write Write Verify Write Verify Writing Electrical Specifications	
Development Support Device Differences Device Migrations Device Overview E EEPROM Data Memory Reading Spurious Write Write Verify Writing Electrical Specifications Errata	
Development Support Device Differences Device Migrations Device Overview E EEPROM Data Memory Reading Spurious Write Write Verify Write Verify Writing Electrical Specifications	
Development Support Device Differences Device Migrations Device Overview E EEPROM Data Memory Reading Spurious Write Write Verify Write Verify Writing Electrical Specifications Errata Evaluation and Programming Tools	
Development Support Device Differences Device Migrations Device Overview E EEPROM Data Memory Reading Spurious Write Write Verify Write Verify Writing Electrical Specifications Errata Evaluation and Programming Tools F	
Development Support Device Differences Device Migrations Device Overview E EEPROM Data Memory Reading Spurious Write Write Verify Write Verify Writing Electrical Specifications Errata Evaluation and Programming Tools F Firmware Instructions	
Development Support Device Differences Device Migrations Device Overview E EEPROM Data Memory Reading Spurious Write Write Verify Write Verify Writing Electrical Specifications Errata Evaluation and Programming Tools F	
Development Support Device Differences Device Migrations Device Overview E EEPROM Data Memory Reading Spurious Write Write Verify Write Verify Writing Electrical Specifications Errata Evaluation and Programming Tools F Firmware Instructions G	77 121 5
Development Support Device Differences Device Migrations Device Overview E EEPROM Data Memory Reading Spurious Write Write Verify Write Verify Writing Electrical Specifications Errata Evaluation and Programming Tools F Firmware Instructions G General Purpose Register File	77 121 5
Development Support Device Differences Device Migrations Device Overview E EEPROM Data Memory Reading Spurious Write Write Verify Write Verify Writing Electrical Specifications Errata Evaluation and Programming Tools F F Firmware Instructions G General Purpose Register File GPIO	77 121 5
Development Support Device Differences Device Migrations Device Overview E EEPROM Data Memory Reading Spurious Write Write Verify Write Verify Write Verify Writing Electrical Specifications Errata Evaluation and Programming Tools F F Firmware Instructions G General Purpose Register File GPIO Associated Registers	77 121 5
Development Support Device Differences Device Migrations Device Overview E EEPROM Data Memory Reading Spurious Write Write Verify Write Verify Write Verify Writing Electrical Specifications Errata Evaluation and Programming Tools F F Firmware Instructions G General Purpose Register File GPIO Associated Registers GPIO Port	77 121 5
Development Support Device Differences Device Migrations Device Overview E EEPROM Data Memory Reading Spurious Write Write Verify Write Verify Writing Electrical Specifications Errata Evaluation and Programming Tools F F Firmware Instructions G General Purpose Register File GPIO Associated Registers GPIO, TRISIO Registers	77 121 5
Development Support Device Differences Device Migrations Device Overview E EEPROM Data Memory Reading Spurious Write Write Verify Write Verify Write Verify Writing Electrical Specifications Errata Evaluation and Programming Tools F F Firmware Instructions G General Purpose Register File GPIO Associated Registers GPIO Port	77 121 5
Development Support Device Differences Device Migrations Device Overview E EEPROM Data Memory Reading Spurious Write Write Verify Write Verify Writing Electrical Specifications Errata Evaluation and Programming Tools F F Firmware Instructions G General Purpose Register File GPIO Associated Registers GPIO, TRISIO Registers	77 121 122 5 49 49 49 49 49
Development Support Device Differences Device Migrations Device Overview E EEPROM Data Memory Reading Spurious Write Write Verify Write Verify Writing Electrical Specifications Errata Evaluation and Programming Tools F F Firmware Instructions G General Purpose Register File GPIO Associated Registers. GPIO Port GPIO, TRISIO Registers I D Locations	77 121 5 5
Development Support Device Differences Device Migrations Device Overview E EEPROM Data Memory Reading Spurious Write Write Verify Write Verify Writing Electrical Specifications Errata Evaluation and Programming Tools F F Firmware Instructions G General Purpose Register File GPIO Associated Registers GPIO Port GPIO, TRISIO Registers I D Locations In-Circuit Debugger	77 121 5
Development Support Device Differences Device Migrations Device Overview E EEPROM Data Memory Reading Spurious Write Write Verify Write Verify Writing Electrical Specifications Errata Evaluation and Programming Tools F F Firmware Instructions G General Purpose Register File GPIO Associated Registers GPIO Port GPIO, TRISIO Registers I D Locations In-Circuit Debugger In-Circuit Serial Programming	77 121 5
Development Support Device Differences Device Migrations Device Overview E EEPROM Data Memory Reading Spurious Write Write Verify Write Verify Writing Electrical Specifications Errata Evaluation and Programming Tools F F Firmware Instructions G General Purpose Register File GPIO Associated Registers. GPIO Port GPIO Port GPIO, TRISIO Registers I D Locations In-Circuit Debugger In-Circuit Serial Programming Indirect Addressing, INDF and FSR Registers	77 121 5
Development Support Device Differences Device Migrations Device Overview E EEPROM Data Memory Reading Spurious Write Write Verify Write Verify Writing Electrical Specifications Errata Evaluation and Programming Tools F F Firmware Instructions G General Purpose Register File GPIO Associated Registers. GPIO Port GPIO Port GPIO Port GPIO, TRISIO Registers I D Locations In-Circuit Debugger In-Circuit Serial Programming Indirect Addressing, INDF and FSR Registers Instruction Format	77 121 5
Development Support Device Differences Device Migrations Device Overview E EEPROM Data Memory Reading Spurious Write Write Verify Write Verify Writing Electrical Specifications Errata Evaluation and Programming Tools F F Firmware Instructions G General Purpose Register File GPIO Associated Registers. GPIO Port GPIO Port GPIO, TRISIO Registers I D Locations In-Circuit Debugger In-Circuit Serial Programming Indirect Addressing, INDF and FSR Registers Instruction Format Instruction Set	77 121 22 5 49 49 49 49 49 49 81 69 7 67 19 67 19
Development Support Device Differences Device Migrations Device Overview E EEPROM Data Memory Reading Spurious Write Write Verify Write Verify Writing Electrical Specifications Errata Evaluation and Programming Tools F F Firmware Instructions G General Purpose Register File GPIO Associated Registers GPIO Port GPIO Port GPIO, TRISIO Registers I I D Locations In-Circuit Debugger In-Circuit Serial Programming Indirect Addressing, INDF and FSR Registers Instruction Format ADDLW	77 121 22 5
Development Support Device Differences Device Migrations Device Overview E EEPROM Data Memory Reading Spurious Write Write Verify Write Verify Writing Electrical Specifications Errata Evaluation and Programming Tools F F Firmware Instructions G General Purpose Register File GPIO Associated Registers GPIO Port GPIO Port GPIO, TRISIO Registers I D Locations In-Circuit Debugger In-Circuit Serial Programming Indirect Addressing, INDF and FSR Registers Instruction Format ADDLW ADDLW ADDLW	77 121 22 5
Development Support Device Differences Device Migrations Device Overview E EEPROM Data Memory Reading Spurious Write Write Verify Write Verify Writing Electrical Specifications Errata Evaluation and Programming Tools F F Firmware Instructions G General Purpose Register File GPIO Associated Registers GPIO Port GPIO Port GPIO, TRISIO Registers I D Locations In-Circuit Debugger In-Circuit Serial Programming Indirect Addressing, INDF and FSR Registers Instruction Format ADDLW ADDLW ADDWF ANDLW	77 121 22 5 49 5
Development Support Device Differences Device Migrations Device Overview E EEPROM Data Memory Reading Spurious Write Write Verify Write Verify Writing Electrical Specifications Errata Evaluation and Programming Tools F F Firmware Instructions G General Purpose Register File GPIO Associated Registers GPIO Port GPIO Port GPIO, TRISIO Registers I D Locations In-Circuit Debugger In-Circuit Serial Programming Indirect Addressing, INDF and FSR Registers Instruction Format ADDLW ADDLW ADDLW	77 121 22 5 49 49 49 49 49 49 5

Interrupts......40

	71
BTFSC	
BTFSS CALL	
CALL	
CLRW	
CLRWDT	
COMF	
DECF	72
DECFSZ	73
GOTO	73
INCF	73
INCFSZ	
IORLW	
MOVF	
MOVLW	
MOVWF NOP	
RETFIE	
RETLW	
RETURN	
RLF	75
RRF	75
SLEEP	75
SUBLW	75
SUBWF	
SWAPF	
XORLW	
XORWF	
Summary Table Internal 4 MHz Oscillator	
Internal Sampling Switch (Rss) Impedance	
Interrupts	4J
A/D Converter	63
A/D Converter Comparator	63 63
A/D Converter	63 63 64
A/D Converter Comparator Context Saving GP2/INT GPIO	63 63 64 63 63
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers	63 63 64 63 63 64
A/D Converter Comparator Context Saving GP2/INT GPIO	63 63 64 63 63 64
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0	63 63 64 63 63 64 63
A/D Converter Comparator Context Saving. GP2/INT GPIO Summary of Registers TMR0	63 63 64 63 63 64 63
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0	63 63 64 63 63 64 63
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0 MCLR Memory Organization Data EEPROM Memory	63 64 63 63 64 63 64 56
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0 MCLR Memory Organization Data EEPROM Memory Migrating from other PICmicro Devices	63 64 63 63 64 63 64 56 47 122
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0 MR0 MCLR Memory Organization Data EEPROM Memory Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian	63 64 63 63 64 63 56 47 122 78
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0 MR0 MCLR Memory Organization Data EEPROM Memory Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB ICD 2 In-Circuit Debugger	63 64 63 63 64 63 56 47 122 78
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0 MR0 MCLR Memory Organization Data EEPROM Memory Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB ICD 2 In-Circuit Debugger MPLAB ICE 2000 High Performance Universal	63 63 64 63 64 63 56 47 1222 78 79
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0 MR0 MCLR Memory Organization Data EEPROM Memory Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB ASM30 Assembler, Linker, Librarian MPLAB ICD 2 In-Circuit Debugger MPLAB ICE 2000 High Performance Universal In-Circuit Emulator	63 63 64 63 64 63 56 47 1222 78 79
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0 MR0 MEXTER Memory Organization Data EEPROM Memory Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB ASM30 Assembler, Linker, Librarian MPLAB ICD 2 In-Circuit Debugger MPLAB ICD 2 In-Circuit Debugger MPLAB ICE 2000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal	63 63 64 63 63 63 63 63 63 63 56 47 122 78 79
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0 MR0 MCLR Memory Organization Data EEPROM Memory Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB ASM30 Assembler, Linker, Librarian MPLAB ICD 2 In-Circuit Debugger MPLAB ICD 2 In-Circuit Debugger MPLAB ICE 2000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator	63 63 64 63 63 63 63 63 63 63 56 47 122 78 79
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0 MR0 MCLR Memory Organization Data EEPROM Memory Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB ASM30 Assembler, Linker, Librarian MPLAB ICD 2 In-Circuit Debugger MPLAB ICD 2 In-Circuit Debugger MPLAB ICE 2000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB Integrated Development Environment	63 63 64 63 63 64 63 56 47 122 78 79 79
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0 MR0 MCLR Memory Organization Data EEPROM Memory Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB ASM30 Assembler, Linker, Librarian MPLAB ICD 2 In-Circuit Debugger MPLAB ICD 2 In-Circuit Debugger MPLAB ICE 2000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator	63 63 64 63 64 63 64 63 56 47 122 78 79 79 79
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0 M MCLR Memory Organization Data EEPROM Memory Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB ICD 2 In-Circuit Debugger MPLAB ICD 2 In-Circuit Debugger MPLAB ICE 2000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB Integrated Development Environment Software MPLINK Object Linker/MPLIB Object Librarian	63 63 64 63 64 63 64 63 56 47 122 78 79 79 79
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0 MCLR Memory Organization Data EEPROM Memory Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB ASM30 Assembler, Linker, Librarian MPLAB ICD 2 In-Circuit Debugger MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB Integrated Development Environment Software MPLINK Object Linker/MPLIB Object Librarian O	63 63 64 63 64 63 64 56 47 122 78 79 79 79 77
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0 MR0 MCLR Memory Organization Data EEPROM Memory Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB ICD 2 In-Circuit Debugger MPLAB ICD 2 In-Circuit Debugger MPLAB ICE 2000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB Integrated Development Environment Software MPLINK Object Linker/MPLIB Object Librarian O OPCODE Field Descriptions	63 63 64 63 64 63 64 63 56 78 79 79 77 78 77 78
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0 M MCLR Memory Organization Data EEPROM Memory Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB ICD 2 In-Circuit Debugger MPLAB ICD 2 In-Circuit Debugger MPLAB ICE 2000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB Integrated Development Environment Software MPLINK Object Linker/MPLIB Object Librarian O OPCODE Field Descriptions Oscillator Configurations	63 63 64 63 64 63 64 63 56 78 79 77 79 77 78 77 78 69 53
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0 MR0 MEDER Memory Organization Data EEPROM Memory Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB ASM30 Assembler, Linker, Librarian MPLAB ICD 2 In-Circuit Debugger MPLAB ICD 2 In-Circuit Debugger MPLAB ICE 2000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB Integrated Development Environment Software MPLINK Object Linker/MPLIB Object Librarian O OPCODE Field Descriptions Oscillator Configurations Oscillator Start-up Timer (OST)	63 63 64 63 64 63 64 63 56 78 79 77 79 77 78 77 78 69 53
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0 M MCLR Memory Organization Data EEPROM Memory Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB ICD 2 In-Circuit Debugger MPLAB ICD 2 In-Circuit Debugger MPLAB ICE 2000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB Integrated Development Environment Software MPLINK Object Linker/MPLIB Object Librarian O OPCODE Field Descriptions Oscillator Configurations Oscillator Start-up Timer (OST) P	63 63 64 63 64 63 64 56 79 79 79 79 79 79 78 69 56
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0 M MCLR Memory Organization Data EEPROM Memory Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB ICD 2 In-Circuit Debugger MPLAB ICD 2 In-Circuit Debugger MPLAB ICE 2000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB Integrated Development Environment Software MPLINK Object Linker/MPLIB Object Librarian O OPCODE Field Descriptions Oscillator Configurations Oscillator Start-up Timer (OST) P Packaging	63 63 64 63 64 63 64 63 56 47 1222 78 79 79 79 79 79 79 79 78 56 69 56 69 56 69 79 79 78 56 56 56 69 79 79 56 56 56 56 79 79 78 56 56 56 79 79 78 56 56 57 79 78 56 56 57 79 79
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0 Memory Organization Data EEPROM Memory Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB ICD 2 In-Circuit Debugger MPLAB ICE 2000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB Integrated Development Environment Software MPLINK Object Linker/MPLIB Object Librarian O OPCODE Field Descriptions Oscillator Configurations Oscillator Start-up Timer (OST) P Packaging Details	63 63 64 63 64 63 64 63 64 79 79 79 79 79 79 79 78 69 56 63 64 79 79 79 78 78 63 64 79 79 78 78 78 78
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0 M MCLR Memory Organization Data EEPROM Memory Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB ASM30 Assembler, Linker, Librarian MPLAB ICD 2 In-Circuit Debugger MPLAB ICE 2000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB Integrated Development Environment Software MPLINK Object Linker/MPLIB Object Librarian O OPCODE Field Descriptions Oscillator Configurations Oscillator Start-up Timer (OST) P Packaging Details Marking	63 63 64 63 64 63 64 63 64 79 79 79 79 79 79 79 78 69 56 115 115 115
A/D Converter Comparator Context Saving GP2/INT GPIO Summary of Registers TMR0 Memory Organization Data EEPROM Memory Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB ICD 2 In-Circuit Debugger MPLAB ICE 2000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB ICE 4000 High Performance Universal In-Circuit Emulator MPLAB Integrated Development Environment Software MPLINK Object Linker/MPLIB Object Librarian O OPCODE Field Descriptions Oscillator Configurations Oscillator Start-up Timer (OST) P Packaging Details	63 63 64 63 64 63 64 63 64 79 79 79 79 79 79 79 79 79 79 78 69 56 61 63 64 63 64 79 79 79 78 56 65 61 79 78 78 78 78 78

Stack 17
PICkit 1 FLASH Starter Kit 81
PICSTART Plus Development Programmer
Pin Descriptions and Diagrams
Pinout Descriptions
PIC12F629
PIC12F675
Power Control/Status Register (PCON)
Power-Down Mode (SLEEP) 66 Power-on Reset (POR) 56
Power-up Timer (PWRT)
Prescaler
Switching Prescaler Assignment
PRO MATE II Universal Device Programmer
Program Memory Organization
Programming, Device Instructions
R
RC Oscillator
READ-MODIFY-WRITE OPERATIONS
Registers
ADCON0 (A/D Control)
ANSEL (Analog Select)
CMCON (Comparator Control)
CONFIG (Configuration Word)
EEADR (EEPROM Address)
EECON1 (EEPROM Control)
INTCON (Interrupt Control)
IOC (Interrupt-on-Change GPIO)
Maps
PIC12F629
PIC12F675
OPTION_REG (Option)
OSCCAL (Oscillator Calibration)
PCON (Power Control)
PIE1 (Peripheral Interrupt Enable 1)
PIR1 (Peripheral Interrupt 1) 15
STATUS 11
T1CON (Timer1 Control)
VRCON (Voltage Reference Control)
WPU (Weak Pull-up) 20
RESET
Revision History 121
S
- Software Simulator (MPLAB SIM)
Software Simulator (MPLAB SIM30)
Special Features of the CPU
Special Function Registers
Special Functions Registers Summary
T
•
Time-out Sequence
Timer0
External Clock
Interrupt
•
Operation 27
Operation
Operation 27 T0CKI 28 Timer1 28
Operation

Prescaler
CLKOUT and I/O96
External Clock94
INT Pin Interrupt63
PIC12F675 A/D Conversion (Normal Mode)102
PIC12F675 A/D Conversion Timing
(SLEEP Mode)103
RESET, Watchdog Timer, Oscillator Start-up
Timer and Power-up Timer
Time-out Sequence on Power-up (MCLR not Tied to
Vdd)
Case 1 60
Case 2 60
Time-out Sequence on Power-up
(MCLR Tied to VDD)60
Timer0 and Timer1 External Clock
Timer1 Incrementing Edge31
Timing Parameter Symbology
V
Voltage Reference Accuracy/Error
W
Watchdog Timer
Summary of Registers
Watchdog Timer (WDT)
WWW, On-Line Support
••

NOTES:

ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape[®] or Microsoft[®] Internet Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available at the following URL:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked
 Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- Listing of seminars and events

SYSTEMS INFORMATION AND UPGRADE HOT LINE

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive the most current upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-480-792-7302 for the rest of the world.

092002

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent					
RE:	Reader Response						
Fron	n: Name						
	Company						
	Address						
	City / State / ZIP / Country						
	Telephone: ()	FAX: ()					
Appl	ication (optional):						
Wou	ld you like a reply? <u>Y</u>						
Devi	ce: PIC12F629/675 Lite	rature Number: DS41190C					
Que	stions:						
1. \	What are the best features of this doo	sument?					
-							
2.	How does this document meet your h	ardware and software development needs?					
-							
-							
3. I	3. Do you find the organization of this document easy to follow? If not, why?						
-							
-							
4. \	What additions to the document do yo	ou think would enhance the structure and subject?					
-							
5 \	Mhat deletions from the document co	uld be made without affecting the overall usefulness?					
5.							
-							
6. I	s there any incorrect or misleading ir	formation (what and where)?					
-							
7. 1	How would you improve this docume	nt?					
-							

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	¥	/XX	xxx	Examples:
Device	Temperature Range	Package	Pattern	 a) PIC12F629 – E/P 301 = Extended Temp., PDIP package, 20 MHz, QTP pattern #301 b) PIC12F675 – I/SO = Industrial Temp., SOIC
Device		Standard VDD r (Tape and Reel		package, 20 MHz
Temperature Range		l0°C to +85°C l0°C to +125°C	:	
Package	SN =	PDIP SOIC (Gull wing MLF-S	g, 150 mil body)	
Pattern	3-Digit Patterr	n Code for QTP	(blank otherwise)	

* JW Devices are UV erasable and can be programmed to any device configuration. JW Devices meet the electrical requirement of each oscillator type.

Sales and Support

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Rocky Mountain

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-4338

Atlanta

3780 Mansell Road, Suite 130 Alpharetta, GA 30022 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

2767 S. Albright Road Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Marketing Support Division Suite 22, 41 Rawson Street Epping 2121, NSW Australia Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104 China - Chengdu Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401-2402, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-86766200 Fax: 86-28-86766599 China - Fuzhou Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Unit 28F, World Trade Plaza

No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521

China - Hong Kong SAR

Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

China - Shanghai

Microchip Technology Consulting (Shanghai) Co., Ltd. Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060 **China - Shenzhen**

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1812, 18/F, Building A, United Plaza No. 5022 Binhe Road, Futian District Shenzhen 518033, China Tel: 86-755-82901380 Fax: 86-755-82966626

China - Qingdao

Rm. B505A, Fullhope Plaza, No. 12 Hong Kong Central Rd. Qingdao 266071, China Tel: 86-532-5027355 Fax: 86-532-5027205 India Microchip Technology Inc. India Liaison Office Marketing Support Division Divyasree Chambers 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934 Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan Microchip Technology (Barbados) Inc., Taiwan Branch 11F-3, No. 207 Tung Hua North Road

Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Austria

Wokingham

Berkshire, England RG41 5TU

Tel: 44 118 921 5869 Fax: 44-118 921-5820

Microchip Technology Austria GmbH Durisolstrasse 2 A-4600 Wels Austria Tel: 43-7242-2244-399 Fax: 43-7242-2244-393 Denmark Microchip Technology Nordic ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910 France Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany Microchip Technology GmbH Steinheilstrasse 10 D-85737 Ismaning, Germany Tel: 49-089-627-144-100 Fax: 49-089-627-144-44 Italy Microchip Technology SRL Via Quasimodo, 12 20025 Legnano (MI) Milan, Italy Tel: 39-0331-742611 Fax: 39-0331-466781 United Kingdom Microchip Ltd. 505 Eskdale Road Winnersh Triangle

02/12/03