October 1987 Revised March 2002

CD4046BC Micropower Phase-Locked Loop

FAIRCHILD

SEMICONDUCTOR

CD4046BC Micropower Phase-Locked Loop

General Description

The CD4046BC micropower phase-locked loop (PLL) consists of a low power, linear, voltage-controlled oscillator (VCO), a source follower, a zener diode, and two phase comparators. The two phase comparators have a common signal input and a common comparator input. The signal input can be directly coupled for a large voltage signal, or capacitively coupled to the self-biasing amplifier at the signal input for a small voltage signal.

Phase comparator I, an exclusive OR gate, provides a digital error signal (phase comp. I Out) and maintains 90° phase shifts at the VCO center frequency. Between signal input and comparator input (both at 50% duty cycle), it may lock onto the signal input frequencies that are close to harmonics of the VCO center frequency.

Phase comparator II is an edge-controlled digital memory network. It provides a digital error signal (phase comp. II Out) and lock-in signal (phase pulses) to indicate a locked condition and maintains a 0° phase shift between signal input and comparator input.

The linear voltage-controlled oscillator (VCO) produces an output signal (VCO Out) whose frequency is determined by the voltage at the VCO_{IN} input, and the capacitor and resistors connected to pin C1_A, C1_B, R1 and R2.

The source follower output of the VCO_{IN} (demodulator Out) is used with an external resistor of 10 k Ω or more.

The INHIBIT input, when high, disables the VCO and source follower to minimize standby power consumption. The zener diode is provided for power supply regulation, if necessary.

Features

- Wide supply voltage range: 3.0V to 18V
- Low dynamic power consumption: 70 μ W (typ.) at f_o = 10 kHz, V_{DD} = 5V
- VCO frequency: 1.3 MHz (typ.) at V_{DD} = 10V
- Low frequency drift: 0.06%/°C at V_{DD} = 10V with temperature
- High VCO linearity: 1% (typ.)

Applications

- FM demodulator and modulator
- Frequency synthesis and multiplication
- Frequency discrimination
- Data synchronization and conditioning
- Voltage-to-frequency conversion
- Tone decoding
- FSK modulation
- Motor speed control


 Ordering Code:

 Order Number
 Package Number
 Package Description

 CD4046BCM
 M16A
 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow

 CD4046BCN
 N16E
 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

 Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.
 Package Number



Absolute Maximum Ratings(Note 1) (Nista O

| (Note 2) | |
|--------------------------------------|-----------------------------------|
| DC Supply Voltage (V _{DD}) | -0.5 to $+18$ V _{DC} |
| Input Voltage (V _{IN}) | –0.5 to V_DD +0.5 V_DC |
| Storage Temperature Range (T_S) | $-65^{\circ}C$ to $+150^{\circ}C$ |
| Power Dissipation (P _D) | |
| Dual-In-Line | 700 mW |
| Small Outline | 500 mW |
| Lead Temperature (T _L) | |
| (Soldering, 10 seconds) | 260°C |
| | |

Recommended Operating

Conditions (Note 2)

DC Supply Voltage (V_{DD}) Input Voltage (VIN)

0 to V_{DD} V_{DC} -55°C to +125°C

3 to 15 V_{DC}

CD4046BC

Operating Temperature Range (T_A) Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Recommended Operating Conditions" and "Electrical Characteristics" provides

Note 2: $V_{SS} = 0V$ unless otherwise specified.

conditions for actual device operation.


DC Electrical Characteristics (Note 2) -55°C +25°C +125°C Conditions Units Symbol Parameter Min Max Min Max Min Typ Max $Pin \ 5 = V_{DD,} \ Pin \ 14 = V_{DD,}$ I_{DD} Quiescent Device Current Pin 3, 9 = V_{SS} $V_{DD} = 5V$ 5 0.005 5 150 $V_{DD} = 10V$ 10 0.01 10 300 μΑ $V_{DD} = 15V$ 0.015 20 20 600 Pin 5 = V_{DD} , Pin 14 = Open, Pin 3, 9 = V_{SS} $V_{DD} = 5V$ 45 5 35 185 $V_{DD} = 10V$ 450 20 350 650 μΑ $V_{DD} = 15V$ 1200 900 1500 50 V_{OL} $V_{DD} = 5V$ LOW Level Output Voltage 0.05 0 0.05 0.05 $V_{DD} = 10V$ 0.05 0 0.05 0.05 V $V_{DD} = 15V$ 0.05 0 0.05 0.05 HIGH Level Output Voltage VOH $V_{DD} = 5V$ 4.95 4.95 5 4.95 $V_{DD} = 10V$ 9.95 9.95 10 9.95 V $V_{DD} = 15V$ 14.95 14.95 15 14.95 VIL LOW Level Input Voltage $V_{DD}\,{=}\,5V,\,V_{O}\,{=}\,0.5V$ or 4.5V2.25 1.5 1.5 1.5 Comparator and Signal In $V_{DD} = 10V, V_O = 1V \text{ or } 9V$ 3.0 4.5 3.0 3.0 v $V_{DD} = 15V, V_O = 1.5V \text{ or } 13.5V$ 6.25 4.0 4.0 4.0 $V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$ V_{IH} HIGH Level Input Voltage 3.5 3.5 2.75 3.5 Comparator and Signal In $V_{DD} = 10V, V_{O} = 1V \text{ or } 9V$ 7.0 7.0 5.5 7.0 V $V_{DD} = 15V, V_O = 1.5V \text{ or } 13.5V$ 11.0 11.0 8.25 11.0 LOW Level Output Current $V_{DD} = 5V, V_{O} = 0.4V$ I_{OL} 0.64 0.51 0.88 0.36 $V_{DD} = 10V, V_{O} = 0.5V$ (Note 4) 1.6 13 2 25 09 mΑ $V_{DD} = 15V, V_{O} = 1.5V$ 4.2 3.4 8.8 2.4 $V_{DD} = 5V, V_{O} = 4.6V$ HIGH Level Output Current -0.64 -0.88 -0.36 I_{OH} -0.51 (Note 4) $V_{DD} = 10V, V_{O} = 9.5V$ -1.6 -1.3 -2.25 -0.9 mΑ $V_{DD} = 15V, V_O = 13.5V$ -4.2 -3.4 -8.8 -2.4 Input Current All Inputs Except Signal Input $I_{\rm IN}$ $V_{DD} = 15V, V_{IN} = 0V$ -0.1 -10⁻⁵ -0.1 -1.0 μΑ 10⁻⁵ $V_{DD} = 15V, V_{IN} = 15V$ 0.1 0.1 1.0 CIN Input Capacitance Any Input (Note 3) 7.5 pF $f_0 = 10 \text{ kHz}, \text{ R1} = 1 \text{ M}\Omega,$ PT Total Power Dissipation $R2 = \infty, \quad VCO_{IN} = V_{CC}/2$ $V_{DD} = 5V$ 0.07 $V_{DD} = 10V$ 0.6 mW $V_{DD} = 15V$ 2.4 Note 3: Capacitance is guaranteed by periodic testing.

Note 4: $I_{\mbox{OH}}$ and $I_{\mbox{OL}}$ are tested one output at a time.

| Symbol | C, C _L = 50 pF Parameter | Conditions | Min | Тур | Max | Ur |
|------------------|--|---|-----|-----------------|-----------|-----|
| VCO SECT | | Contanions | | 176 | mux | 0. |
| I _{DD} | Operating Current | $f_0 = 10 \text{ kHz}, \text{ R1} = 1 \text{ M}\Omega,$ | | | | |
| 00 | | $R2 = \infty$, $VCO_{IN} = V_{CC}/2$ | | | | |
| | | $V_{DD} = 5V$ | | 20 | | |
| | | $V_{DD} = 10V$ | | 90 | | μ |
| | | $V_{DD} = 15V$ | | 200 | | |
| f _{MAX} | Maximum Operating Frequency | $C1 = 50 \text{ pF}, \text{ R1} = 10 \text{ k}\Omega,$ | | | | |
| WI/OX | | $R2 = \infty$, $VCO_{IN} = V_{DD}$ | | | | |
| | | $V_{DD} = 5V$ | 0.4 | 0.8 | | |
| | | $V_{DD} = 10V$ | 0.6 | 1.2 | | М |
| | | $V_{DD} = 15V$ | 1.0 | 1.6 | | |
| | Linearity | $VCO_{IN} = 2.5V \pm 0.3V,$ | | | | |
| | | $R1 \geq 10 \; k\Omega, \; V_{DD} = 5 V$ | | 1 | | |
| | | $VCO_{IN} = 5V \pm 2.5V,$ | | | | |
| | | $R1 \geq 400 \ k\Omega, \ V_{DD} = 10V$ | | 1 | | ç |
| | | $VCO_{IN} = 7.5V \pm 5V,$ | | | | |
| | | $R1 \geq 1~M\Omega,~V_{DD} = 15V$ | | 1 | | |
| | Temperature-Frequency Stability | %/°C < 5c1/f. V _{DD} | | | | |
| | No Frequency Offset, $f_{MIN} = 0$ | R2 = ∞ | | | | |
| | | $V_{DD} = 5V$ | | 0.12-0.24 | | |
| | | $V_{DD} = 10V$ | | 0.04-0.08 | | % |
| | | $V_{DD} = 15V$ | | 0.015-0.03 | | |
| | Frequency Offset, $f_{MIN} \neq 0$ | $V_{DD} = 5V$ | | 0.06-0.12 | | |
| | | $V_{DD} = 10V$ | | 0.05-0.1 | | % |
| | | $V_{DD} = 15V$ | | 0.03-0.06 | | |
| VCOIN | Input Resistance | $V_{DD} = 5V$ | | 10 ⁶ | | |
| | | $V_{DD} = 10V$ | | 10 ⁶ | | N |
| | | V _{DD} = 15V | | 10 ⁶ | | |
| VCO | Output Duty Cycle | $V_{DD} = 5V$ | | 50 | | |
| | | $V_{DD} = 10V$ | | 50 | | C C |
| | | V _{DD} = 15V | | 50 | | |
| t _{THL} | VCO Output Transition Time | $V_{DD} = 5V$ | | 90 | 200 | r |
| t _{THL} | | $V_{DD} = 10V$ | | 50 45 | 100 80 | r |
| | MPARATORS SECTION | $V_{DD} = 15V$ | | 45 | 80 | |
| R _{IN} | Input Resistance | | | 1 1 | | r |
| N | Signal Input | $V_{DD} = 5V$ | 1 | 3 | | |
| | eight input | $V_{DD} = 10V$ | 0.2 | 0.7 | | |
| | | $V_{DD} = 15V$ | 0.1 | 0.3 | | |
| | Comparator Input | $V_{DD} = 5V$ | 0.1 | 10 ⁶ | | N |
| | | $V_{DD} = 10V$ | | 10 ⁶ | | |
| | | V _{DD} = 15V | | 10 ⁶ | | |
| | AC-Coupled Signal Input Voltage | C _{SERIES} = 1000 pF | | - | | |
| | Sensitivity | f = 50 kHz | | | | |
| | | $V_{DD} = 5V$ | | 200 | 400 | |
| | | $V_{DD} = 10V$ | | 400 | 800 | m |
| | | $V_{DD} = 15V$ | | 700 | 1400 | |
| DEMODUL | ATOR OUTPUT | | 1 | 1 1 | | I |
| | | | | | | |

| Symbol | Parameter | Conditions | Min | Тур | Max | Units |
|--|--------------------------|---|-----|------|-----|-------|
| VCO _{IN} - V _{DEM} Offset Voltage | Offset Voltage | $RS \ge 10 \ k\Omega, \ V_{DD} = 5V$ | | 1.50 | 2.2 | |
| | | $RS \ge 10 \ k\Omega, \ V_{DD} = 10V$ | | 1.50 | 2.2 | V |
| | | $RS \geq 50 \ k\Omega, \ V_{DD} = 15 V$ | | 1.50 | 2.2 | |
| | Linearity | RS ≥ 50 kΩ | | | | |
| | | $\text{VCO}_{\text{IN}} {=} 2.5\text{V} \pm 0.3\text{V}, \text{V}_{\text{DD}} {=} 5\text{V}$ | | 0.1 | | |
| | | $VCO_{IN}=5V\pm2.5V,~V_{DD}=10V$ | | 0.6 | | % |
| | | $VCO_{IN}=7.5V\pm5V,\ V_{DD}=15V$ | | 0.8 | | |
| ZENER DI | DDE | · | | | | |
| Vz | Zener Diode Voltage | I _Z = 50 μA | 6.3 | 7.0 | 7.7 | V |
| R _Z | Zener Dynamic Resistance | $I_Z = 1 \text{ mA}$ | | 100 | | Ω |

Phase Comparator State Diagrams








FIGURE 2.


www.fairchildsemi.com

CD4046BC


5








8





Design Information

This information is a guide for approximating the value of external components for the CD4046B in a phase-locked-loop system. The selected external components must be within the following ranges: R1, R2 \geq 10 kΩ, R_S \geq 10 kΩ, C1 \geq 50 pF.

In addition to the given design information, refer to Figure 5, Figure 6, Figure 7 for R1, R2 and C1 component selections.

CD4046BC

| Using Phase | Comparator I | Using Phase Comparator II | | |
|---|--|---|--|--|
| VCO Without Offset VCO With Offset | | VCO Without Offset | VCO With Offset | |
| R2 = ∞ | | R2 = ∞ | | |
| MAX to to to to to to to to to to | WAX fo VDD/2 VDD VCD INPUT VOLTAGE | Meax t ₀ MMIN VDD ¹² VDD NPUT VOLTASE | | |
| VCO in PLL system will adjust | | VCO in PLL system will adjust to | | |
| to center frequency, fo | | | g frequency, f _{min} | |
| | 2 $f_L = full VCO f$ | requency range | | |
| | $2 f_L = f_m$ | _{nax} – f _{min} | | |
| | $2\mathrm{f_C}\approx\frac{1}{\pi}\sqrt{\frac{2\pi\mathrm{f_L}}{\tau\mathrm{1}}}$ | | | |
| | For 2 f _C , see Ref. | f _C = | = fL | |
| 90° at center frequency (f _o), approximating | | Always 0° in lock | | |
| 0° and 180° at ends of lock range (2 $f_L)$ | | | | |
| Yes | | No | | |
| | | | | |
| High | | Low | | |
| | | | | |
| | - | | | |
| | VCO Without Offset R2 = ∞ $\frac{1}{100}$ | $R2 = \infty$ $I_{MAX} = 0$ I_{MA | VCO Without Offset R2 = ∞ VCO With Offset VCO With Offset R2 = ∞ VCO Without Offset R2 = ∞ Imax Im | |

CD4046BC

Design Information (Continued)

| | Using Phase Comparator I | | Using Phase Comparator II | | |
|-----------------|--------------------------|--|-------------------------------------|---|--|
| Characteristics | VCO Without Offset | VCO With Offset | VCO Without Offset | VCO With Offset | |
| | R2 = ∞ | | R2 = ∞ | | |
| VCO Component | Given: f _o . | Given: fo and fL. | Given: f _{max} . | Given: f _{min} and f _{max} . | |
| Selection | Use f _o with | Calculate f _{min} | Calculate fo from | Use f _{min} with | |
| | Figure 5 to | from the equation | the equation | Figure 6 to | |
| | determine R1 and C1. | $f_{min} = f_o - f_L.$ | $f_0 = \frac{f_{max}}{2}$. | to determine R2 and C1. | |
| | | Use f _{min} with Figure 6 to determine R2 and C1. | | Calculate <u>f_{max}</u> f _{min} | |
| | | | Use f _o with Figure 5 to | | |
| | | Calculate | determine R1 and C1. | Use | |
| | | f <u>max</u> ^f min | | <u>fmax</u> f _{min} with Figure 7 | |
| | | from the equation | | to determine ratio | |
| | | $\frac{f_{max}}{f_{min}} = \frac{f_{0} + f_{L}}{f_{0} - f_{L}}.$ Use | | R2/R1 to obtain R1. | |
| | | <u>fmax</u> f _{min} with Figure 7 | | | |
| | | to determine ratio R2/ | | | |
| | | R1 to obtain R1. | | | |

References

G.S. Moschytz, "Miniaturized RC Filters Using Phase-Locked Loop", BSTJ, May, 1965. Floyd Gardner, "Phaselock Techniques", John Wiley & Sons, 1966.

