SDLS118 – DECEMBER 1983 – REVISED MARCH 1988

- Package Options Include Plastic "Small Outline" Packages, Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

The '73, and 'H73, contain two independent J-K flip-flops with individual J-K, clock, and direct clear inputs. The '73, and 'H73, are positive pulse-triggered flip-flops. J-K input is loaded into the master while the clock is high and transferred to the slave on the high-to-low transition. For these devices the J and K inputs must be stable while the clock is high.

The 'LS73A contains two independent negativeedge-triggered flip-flops. The J and K inputs must be stable one setup time prior to the highto-low clock transition for predictable operation. When the clear is low, it overrides the clock and data inputs forcing the Q output low and the \overline{Q} output high.

The SN5473, SN54H73, and the SN54LS73A are characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN7473, and the SN74LS73A are characterized for operation from 0 °C to 70 °C.

SN5473, SN54LS73A . . . J OR W PACKAGE SN7473 . . . N PACKAGE SN74LS73A . . . D OR N PACKAGE

(TOP VIEW)

	13] 10
1K 🖾 3	12 10
Vcc□₄	
2CLK	10]] 2K
	9 ¹ 20
2J 🗗 7	8 20

73	
FUNCTION	TABLE

	INPUT	s		OUTPUTS				
CLR	CLK	J	к	٥	ā			
L	X	Х	X	L	н			
н	л	L	L	00	αo			
н	л	н	L	н	L			
н	л	L	н	L	н			
н	л	н	н	TOG	GLE			

'LS73A FUNCTION TABLE

INPUT	OUTP	UTS		
CLK	J	к	٩	ā
х	Х	Х	L	н
Ļ	L	L	ao	$\overline{\alpha}_{O}$
Ļ	н	L	н	L
1	L	н	L	н
1	н	н	TOG	GLE
н	х	x	ao	āo
	CLK X ↓ ↓	X X ↓ L ↓ H ↓ L ↓ H	CLK J K X X X ↓ L L ↓ H L ↓ H L ↓ H H ↓ H H	CLK J K Q X X X L ↓ L L QO ↓ H L H ↓ L H L ↓ H H TOG


FOR CHIP CARRIER INFORMATION. CONTACT THE FACTORY

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SDLS118 - DECEMBER 1983 - REVISED MARCH 1988

logic symbols[†]



(12) 10

<u>(13)</u> 10

20


20

(9)

(8)

[†]These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.


schematics of inputs and outputs






SDLS118 – DECEMBER 1983 – REVISED MARCH 1988

logic diagrams (positive logic)







absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, Vcc (See Note 1)	
Input voltage: '73	5.5 V
1S73A	7 V
	SN54' 55°C to 125°C
	SN74' 0° C to 70°C
Storage temperature range	

NOTE 1: Voltage values are with respect to network ground terminal.



SDLS118 - DECEMBER 1983 - REVISED MARCH 1988

recommended operating conditions

			SN5473			SN7473			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage			<u> </u>	0.8			0.8	V
ЮН	High-level output current				- 0.4			- 0.4	mA
IOL	Low-level output current	· · · · · · · · · · · · · · · · · · ·			16			16	mA
	· · · · · · · · · · · · · · · · · · ·	CLK high	20			20			
tw	Pulse duration	CLK low	47			47			ns
		CLR low	25			25			
t _{su}	Input setup time before CLK t		0			0			ns
th	Input hold time data after CLK↓		0			0			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				t		SN5473			SN7473		
PA	RAMETER	TEST CONDITIONS [†]			MIN	TYP‡	MAX	MIN	TYP\$	MAX	UNIT
VIK		V _{CC} = MIN,	l _l = 12 mA	· · · · · · · · · · · · · · · · · · ·			- 1.5			- 1.5	V
V _{OH}		V _{CC} = MIN, I _{OH} = - 0.4 mA	V _{IH} = 2 V,	V _{IL} = 0.8 V,	2.4	3.4		2.4	3.4		v
VOL		V _{CC} = MIN, I _{OL} = 16 mA	V _{IH} = 2 V,	V _{IL} = 0.8 V,		0.2	0.4		0.2	0.4	v
4	· · · · ·	V _{CC} = MAX,	V _I = 5.5 V				1			1	mA
Чн	J or K CLR or CLK	V _{CC} = MAX,	V ₁ = 2.4 V				40 80			40 80	μA
	J or K						- 1.6			- 1.6	
I _{IL}	CLR	V _{CC} = MAX,	V1 = 0.4 V				- 3,2			- 3.2	A
	CLK		•				- 3.2			- 3.2	
los§		V _{CC} = MAX			- 20		- 57	- 18		- 57	mA
Icc1		V _{CC} = MAX,	See Note 2			10	20	<u> </u>	10	20	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25 °C$.

§ Not more than one output should be shorted at a time.

[¶] Average per flip-flop.

NOTE 2: With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement, the clock input is grounded.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (see note 3)

PARAMETER#	FROM (INPUT)	TO (OUTPUT)	TEST CON	MIN	түр	MAX	UNIT		
f _{max}					15	20		MHz	
^t PLH	CLB	CLR	ā.				16	25	ns
^t PHL	CLN	Q	$R_{L} = 400 \ \Omega,$	C _L = 15 pF		25	40	กร	
^t PLH	CLK	$Q \text{ or } \overline{Q}$				16	25	ns	
^t PHL	ULK	2012				25	40	ពន	

#fmax = maximum clock frequency: tpLH = propagation delay time, low-to-high-level output; tpHL = propagation delay time, high-tolow-level output.

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



SDLS118 – DECEMBER 1983 – REVISED MARCH 1988

recommended operating conditions

			SN54LS73A			SN74LS73A			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		4.5	5	5.5	4.75	5	5.25	V.
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.7			0.8	V
юн	High-level output current	T		- 0.4			- 0.4	mA	
IOL	Low-level output current			4			8	mA	
fclock	Clock frequency		0		30	0		30	MHz
•	Pulse duration	CLK high	20			20			
t _w	Fulse duration	CLR low	25			20			ns
		data high or low	20			20			ns
t _{su}	Set up time-before CLK4	CLR inactive	20	20 20					
t _h	Hold time-data after CLK I		0			0			ns
TA	Operating free-air temperature	· · · · · · · · · · · · · · · · · · ·	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DAMETED		EST CONDITION	et.	SI	154LS7	3A	SM	174LS7	3A	UNIT	
PA	RAMETER		STCONDITION	3'	MIN	TYP‡	MAX	MIN	TYP‡	MAX		
VIK		V _{CC} = MIN,	t ₁ = - 18 mA				- 1.5			- 1.5	V	
v _{он}		V _{CC} = MIN, I _{OH} = – 0.4 mA	V _{IH} = 2 V,	V _{IL} = MAX,	2.5	3.4		2.7	3.4		v	
		V _{CC} = MIN, I _{OL} = 4 mA	V _{IL} = MAX,	V _{IH} = 2 V,		0.25	0.4		0.25	0.4	- v	
VOL		V _{CC} = MIN, I _{OL} = 8 mA	V _{IL} = MAX,	V _{1H} = 2 V,					0.35	0.5		
	J or K						0.1			0.1		
4	CLR	V _{CC} = MAX,	V1 = 7 V	V			0.3			0.3	mA	
	CLK						0.4			0.4		
	J or K						20			20		
Чн	CLR	V _{CC} = MAX,	V _I = 2.7 V				60			60	μA	
	CLK						80			80		
	J or K		<u> </u>				0.4			- 0,4	-	
ΠL	CLR or CLK	V _{CC} = MAX,	V ₁ = 0.4 V				- 0.8			- 0.8	mA	
los		V _{CC} = MAX,	See Note 4		- 20		- 100	- 20		- 100	mA	
ICC (T	otal)	V _{CC} = MAX,	See Note 2		1	4	6		4	6	mA	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement, the clock input is grounded,

NOTE 4: For certain devices where state commutation can be caused by shorting an output to ground, an equivalent test may be performed with V_O = 2.25 V and 2.125 V for the 54 family and the 74 family, respectively, with the minimum and maximum limits reduced to one half of their stated values.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр	МАХ	UNIT
f _{max}				30	45		MHz
^t PLH	CLR or CLK	Q or Q	$R_L = 2 k\Omega$, $C_L = 15 pF$		15	20	ns
^t PHL	CLN OF CLK	uoru			15	20	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated