

www.ti.com

SLRS027K – DECEMBER 1976 – REVISED AUGUST 2011

# HIGH-VOLTAGE, HIGH-CURRENT DARLINGTON TRANSISTOR ARRAYS

Check for Samples: ULN2002A, ULN2003A, ULN2003AI, ULN2004A, ULQ2003A, ULQ2004A

## FEATURES

- 500-mA-Rated Collector Current (Single Output)
- High-Voltage Outputs: 50 V
- Output Clamp Diodes
- Inputs Compatible With Various Types of Logic
- Relay-Driver Applications

ULN2002A ... N PACKAGE ULN2003A ... D, N, NS, OR PW PACKAGE ULN2004A ... D, N, OR NS PACKAGE ULQ2003A, ULQ2004A ... D OR N PACKAGE (TOP VIEW)  $1B\begin{bmatrix}1 & 16\\1 & 16\end{bmatrix}1C$  $2B\begin{bmatrix}2 & 15\end{bmatrix}2C$ 

. – ч		-	H
2B [	2	15	]2C
3B [			]зс
4B [			]4C
5B [			]5C
6B [	6		]6C
7B [	7	10	
Ε[	8	9	]сом

## DESCRIPTION

The ULN2002A, ULN2003A, ULN2003AI, ULN2004A, ULQ2003A, and ULQ2004A are high-voltage high-current Darlington transistor arrays. Each consists of seven npn Darlington pairs that feature high-voltage outputs with common-cathode clamp diodes for switching inductive loads. The collector-current rating of a single Darlington pair is 500 mA. The Darlington pairs can be paralleled for higher current capability. Applications include relay drivers, hammer drivers, lamp drivers, display drivers (LED and gas discharge), line drivers, and logic buffers. For 100-V (otherwise interchangeable) versions of the ULN2003A and ULN2004A, see the SN75468 and SN75469, respectively.

The ULN2001A is a general-purpose array and can be used with TTL and CMOS technologies. The ULN2002A is designed specifically for use with 14-V to 25-V PMOS devices. Each input of this device has a Zener diode and resistor in series to control the input current to a safe limit. The ULN2003A and ULQ2003A have a 2.7-k $\Omega$  series base resistor for each Darlington pair for operation directly with TTL or 5-V CMOS devices. The ULN2004A and ULQ2004A have a 10.5-k $\Omega$  series base resistor to allow operation directly from CMOS devices that use supply voltages of 6 V to 15 V. The required input current of the ULN/ULQ2004A is below that of the ULN/ULQ2003A, and the required voltage is less than that required by the ULN2002A.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

# ULN2002A, ULN2003A, ULN2003AI, ULN2004A ULQ2003A, ULQ2004A




STRUMENTS

EXAS

т.	D	ACKAGE <sup>(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
T <sub>A</sub> −20°C to 70°C −40°C to 85°C			ULN2002AN	ULN2002AN		
	PDIP – N	Tube of 25	ULN2003AN	ULN2002AN ULN2003AN		
	PDIP – N	Tube of 25	ULN2004AN	ULN2003AN ULN2004AN		
		Tube of 40	ULN2003AD	ULIN2004AIN		
		Reel of 2500	ULN2003ADR	ULN2003A		
20°C to 70°C	SOIC – D	Reel of 2500	ULN2003ADRG3			
-20 C 10 70 C		Tube of 40	ULN2004AD	ULN2004A		
		Reel of 2500	ULN2004ADRG3	ULIN2004A		
		Deal of 2000	ULN2003ANSR	ULN2003A		
	SOP – NS	Reel of 2000	ULN2004ANSR	ULN2004A		
		Tube of 90	ULN2003APW			
	TSSOP – PW	Reel of 2000	ULN2003APWR	UN2003A		
		Tube of OF	ULQ2003AN	ULQ2003A		
	PDIP – N	Tube of 25	ULQ2004AN	ULQ2004AN		
		Tube of 40	ULQ2003AD	111 000000		
–40°C to 85°C		Reel of 2500	ULQ2003ADR	ULQ2003A		
	SOIC – D	Tube of 40	ULQ2004AD	111 000044		
		Reel of 2500	ULQ2004ADR	ULQ2004A		
	SOP – NS	Reel of 2000	ULN2003AINSR	ULN2003AI		
	PDIP – N	Tube of 425	ULN2003AIN	ULN2003AIN		
40°0 to 405°0		Tube of 40	ULN2003AID			
–40°C to 105°C	SOIC – D	Reel of 2500	ULN2003AIDR	ULN2003AI		
	TSSOP – PW	Reel of 2500	ULN2003AIPWR	UN2003AI		


(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



#### LOGIC DIAGRAM

SLRS027K-DECEMBER 1976-REVISED AUGUST 2011



All resistor values shown are nominal.


The collector-emitter diode is a parasitic structure and should not be used to conduct current. If the collector(s) go below ground an external Schottky diode should be added to clamp negative undershoots.

# SCHEMATICS (EACH DARLINGTON PAIR)



www.ti.com

# ULN2002A, ULN2003A, ULN2003AI, ULN2004A ULQ2003A, ULQ2004A





www.ti.com

#### **ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

at 25°C free-air temperature (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Collector-emitter voltage			50	V
	Clamp diode reverse voltage <sup>(2)</sup>			50	V
VI	Input voltage <sup>(2)</sup>			30	V
	Peak collector current	See Figure 14 and Figure 15		500	mA
I <sub>OK</sub>	Output clamp current			500	mA
	Total emitter-terminal current			-2.5	А
		ULN200xA	-20	70	
-		ULN200xAI	-40	105	°C
T <sub>A</sub>	Operating free-air temperature range	ULQ200xA	-40	85	
		ULQ200xAT	-40	105	
		D package		73	
0	Declares the small importance $(3)$ (4)	N package		67	
$\theta_{JA}$	Package thermal impedance <sup>(3) (4)</sup>	NS package		64	°0444
		PW package		108	°C/W
0		D package		36	
$\theta_{\rm JC}$	Package thermal impedance <sup>(5) (6)</sup>	N package		54	
TJ	Operating virtual junction temperature			150	°C
	Lead temperature for 1.6 mm (1/16 inch) from case for 10 seconds			260	°C
T <sub>stg</sub>	Storage temperature range	-65	150	°C	

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the emitter/substrate terminal E, unless otherwise noted.

(3) Maximum power dissipation is a function of  $T_J(max)$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) - T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

(5) Maximum power dissipation is a function of  $T_J(max)$ ,  $\theta_{JC}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) - T_A)/\theta_{JC}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.

(6) The package thermal impedance is calculated in accordance with MIL-STD-883.

# ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ}C$ 

	DADAMETER	TEST	TEST OF		UL	ULN2002A				
	PARAMETER	FIGURE	FIGURE TEST CONDITIONS			TYP	MAX	UNIT		
V <sub>I(on)</sub>	On-state input voltage	Figure 6	$V_{CE} = 2 V$ ,	I <sub>C</sub> = 300 mA			13	V		
V <sub>CE(sat)</sub>	Collector-emitter saturation voltage		$I_I = 250 \ \mu A$ ,	I <sub>C</sub> = 100 mA		0.9	1.1			
		Figure 4	$I_I = 350 \ \mu A$ ,	I <sub>C</sub> = 200 mA		1	1.3	V		
			$I_I = 500 \ \mu A$ ,	I <sub>C</sub> = 350 mA		1.2	1.6			
V <sub>F</sub>	Clamp forward voltage	Figure 7	I <sub>F</sub> = 350 mA			1.7	2	V		
	Collector cutoff current	Figure 1	V <sub>CE</sub> = 50 V,	$I_1 = 0$			50			
I <sub>CEX</sub>		Figure 2	V <sub>CE</sub> = 50 V,	$I_1 = 0$			100	μA		
			$T_A = 70^{\circ}C$	$V_I = 6 V$			500			
I <sub>I(off)</sub>	Off-state input current	Figure 2	V <sub>CE</sub> = 50 V,	I <sub>C</sub> = 500 μA	50	65		μA		
II.	Input current	Figure 3	V <sub>I</sub> = 17 V			0.82	1.25	mA		
		Eisense C	N 50.V	$T_A = 70^{\circ}C$			100			
I <sub>R</sub>	Clamp reverse current	Figure 6	V <sub>R</sub> = 50 V				50	μA		
Ci	Input capacitance		$V_{I} = 0,$	f = 1 MHz			25	pF		



www.ti.com

#### SLRS027K-DECEMBER 1976-REVISED AUGUST 2011

# **ELECTRICAL CHARACTERISTICS**

$T_A =$	25°C
---------	------

	DADAMETED	TEST	TEST OF	NDITIONS	UL	N2003A	۹	UL	N2004A	4				
	PARAMETER	FIGURE	TEST CC	TEST CONDITIONS		TYP	MAX	MIN	TYP	MAX	UNIT			
				I <sub>C</sub> = 125 mA						5				
	On-state input voltage			I <sub>C</sub> = 200 mA			2.4			6				
M		Figure 6	V 2.V	I <sub>C</sub> = 250 mA			2.7				V			
V <sub>I(on)</sub>		Figure 6	$V_{CE} = 2 V$	I <sub>C</sub> = 275 mA						7	v			
				I <sub>C</sub> = 300 mA			3							
				I <sub>C</sub> = 350 mA						8				
			$I_{I} = 250 \ \mu A$ ,	I <sub>C</sub> = 100 mA		0.9	1.1		0.9	1.1				
V <sub>CE(sat)</sub>	Collector-emitter saturation voltage	Figure 5	$I_{I} = 350 \ \mu A$ ,	I <sub>C</sub> = 200 mA		1	1.3		1	1.3				
	catalanon ronago		$I_{I} = 500 \ \mu A$ ,	I <sub>C</sub> = 350 mA		1.2	1.6		1.2	1.6				
	Collector cutoff current	Figure 1	$V_{CE} = 50 V$ ,	$I_{I} = 0$			50			50				
$I_{CEX}$		Figure 2	$V_{CE} = 50 V,$	$I_1 = 0$			100			100	μA			
		Figure 2	$T_A = 70^{\circ}C$	$V_I = 6 V$						500				
V <sub>F</sub>	Clamp forward voltage	Figure 8	I <sub>F</sub> = 350 mA			1.7	2		1.7	2	V			
I <sub>I(off)</sub>	Off-state input current	Figure 3	$\begin{array}{l} V_{CE} = 50 \ V, \\ T_{A} = 70^{\circ}C, \end{array}$	I <sub>C</sub> = 500 μA	50	65		50	65		μA			
			V <sub>I</sub> = 3.85 V			0.93	1.35							
I <sub>I</sub>	Input current	Figure 4	$V_I = 5 V$						0.35	0.5	mA			
•			V <sub>I</sub> = 12 V						1	1.45				
		Figure 7	V <sub>R</sub> = 50 V				50			50				
I <sub>R</sub>	Clamp reverse current	Figure 7		$v_R = 50 V$	$v_R = 50 V$	V <sub>R</sub> = 50 V	$V_R = 50 V$ $T_{\rho}$	$T_A = 70^{\circ}C$			100			100
Ci	Input capacitance		$V_I = 0,$	f = 1 MHz		15	25		15	25	pF			

# **ELECTRICAL CHARACTERISTICS**

 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST FIGURE	TEST		UL	N2003A	I	UNIT
	PARAMETER	IEST FIGURE	CONDITIONS		MIN	MIN TYP		UNIT
				I <sub>C</sub> = 200 mA			2.4	
V <sub>I(on)</sub>	On-state input voltage	Figure 6	$V_{CE} = 2 V$	I <sub>C</sub> = 250 mA			2.7	V
				I <sub>C</sub> = 300 mA			3	
	CE(sat) Collector-emitter saturation voltage	Figure 5	I <sub>I</sub> = 250 μA,	I <sub>C</sub> = 100 mA		0.9	1.1	
V <sub>CE(sat)</sub>			I <sub>I</sub> = 350 μA,	I <sub>C</sub> = 200 mA		1	1.3	V
			I <sub>I</sub> = 500 μA,	I <sub>C</sub> = 350 mA		1.2	1.6	
I <sub>CEX</sub>	Collector cutoff current	Figure 1	V <sub>CE</sub> = 50 V,	$I_I = 0$			50	μA
V <sub>F</sub>	Clamp forward voltage	Figure 8	I <sub>F</sub> = 350 mA			1.7	2	V
I <sub>I(off)</sub>	Off-state input current	Figure 3	V <sub>CE</sub> = 50 V,	I <sub>C</sub> = 500 μA	50	65		μA
I <sub>I</sub>	Input current	Figure 4	V <sub>I</sub> = 3.85 V			0.93	1.35	mA
I <sub>R</sub>	Clamp reverse current	Figure 7	V <sub>R</sub> = 50 V				50	μA
Ci	Input capacitance		$V_I = 0,$	f = 1 MHz		15	25	pF

SLRS027K-DECEMBER 1976-REVISED AUGUST 2011

www.ti.com

# **ELECTRICAL CHARACTERISTICS**

## $T_A = -40^{\circ}C$ to $105^{\circ}C$

		TEST FIGURE	TEST C	UL	N2003A	I		
	PARAMETER	TEST FIGURE	TESTC	MIN	TYP	MAX	UNIT	
				I <sub>C</sub> = 200 mA			2.7	
V <sub>I(on)</sub>	On-state input voltage	Figure 6	$V_{CE} = 2 V$	I <sub>C</sub> = 250 mA			2.9	V
				I <sub>C</sub> = 300 mA			3	
			I <sub>I</sub> = 250 μA,	I <sub>C</sub> = 100 mA		0.9	1.2	
V <sub>CE(sat)</sub>	Collector-emitter saturation voltage	Figure 5	I <sub>I</sub> = 350 μA,	I <sub>C</sub> = 200 mA		1	1.4	V
			I <sub>I</sub> = 500 μA,	I <sub>C</sub> = 350 mA		1.2	1.7	
I <sub>CEX</sub>	Collector cutoff current	Figure 1	V <sub>CE</sub> = 50 V,	$I_{I} = 0$			100	μA
V <sub>F</sub>	Clamp forward voltage	Figure 8	I <sub>F</sub> = 350 mA			1.7	2.2	V
I <sub>I(off)</sub>	Off-state input current	Figure 3	V <sub>CE</sub> = 50 V,	I <sub>C</sub> = 500 μA	30	65		μA
I <sub>I</sub>	Input current	Figure 4	V <sub>I</sub> = 3.85 V			0.93	1.35	mA
I <sub>R</sub>	Clamp reverse current	Figure 7	V <sub>R</sub> = 50 V				100	μA
Ci	Input capacitance		$V_{I} = 0,$	f = 1 MHz		15	25	pF

## **ELECTRICAL CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	DADAMETER	TEST	TEAT OF		U	_Q2003	۹.	UL	.Q2004/	4					
	PARAMETER	FIGURE	TEST CC	ONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT				
				I <sub>C</sub> = 125 mA						5					
	On-state input voltage			I <sub>C</sub> = 200 mA			2.7			6					
N/		Eiseren C		I <sub>C</sub> = 250 mA			2.9								
V <sub>I(on)</sub>		Figure 6	$V_{CE} = 2 V$	I <sub>C</sub> = 275 mA						7	V				
				I <sub>C</sub> = 300 mA			3								
				I <sub>C</sub> = 350 mA						8					
			$I_I = 250 \ \mu A$ ,	I <sub>C</sub> = 100 mA		0.9	1.2		0.9	1.1					
V <sub>CE(sat)</sub>	Collector-emitter saturation voltage	Figure 5	$I_I = 350 \ \mu A$ ,	I <sub>C</sub> = 200 mA		1	1.4		1	1.3	V				
	Saturation voltage			I <sub>C</sub> = 350 mA		1.2	1.7		1.2	1.6					
		Figure 1	$V_{CE} = 50 V,$	$I_I = 0$			100			50					
I <sub>CEX</sub>	Collector cutoff current	Figure 2	$V_{CE} = 50 V,$	$I_I = 0$						100	μA				
			Figure 2	Figure 2	Figure 2	Figure 2	Figure 2	$T_A = 70^{\circ}C$	$V_I = 6 V$						500
V <sub>F</sub>	Clamp forward voltage	Figure 8	I <sub>F</sub> = 350 mA			1.7	2.3		1.7	2	V				
I <sub>I(off)</sub>	Off-state input current	Figure 3	$\begin{array}{l} V_{CE} = 50 \ V, \\ T_{A} = 70^{\circ}C, \end{array}$	I <sub>C</sub> = 500 μA		65		50	65		μA				
			V <sub>I</sub> = 3.85 V			0.93	1.35								
I <sub>I</sub>	Input current	Figure 4	V <sub>I</sub> = 5 V						0.35	0.5	mA				
			V <sub>I</sub> = 12 V						1	1.45					
		Einung 7	V <sub>R</sub> = 50 V	$T_A = 25^{\circ}C$			100			50	۵				
I <sub>R</sub>	Clamp reverse current	Figure 7		V <sub>R</sub> = 50 V	V <sub>R</sub> = 50 V				100			100	μA		
C <sub>i</sub>	Input capacitance		$V_{I} = 0,$	f = 1 MHz		15	25		15	25	pF				



SLRS027K-DECEMBER 1976-REVISED AUGUST 2011

www.ti.com

### SWITCHING CHARACTERISTICS

T₄ = 25°C

PARAMETER		TEST CONDITIONS		ULN2002A, ULN2003A, ULN2004A			
			MIN	TYP	MAX	I	
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	See Figure 9		0.25	1	μs	
t <sub>PHL</sub>	Propagation delay time, high- to low-level output	See Figure 9		0.25	1	μs	
V <sub>OH</sub>	High-level output voltage after switching	$V_{S} = 50 \text{ V}, I_{O} = 300 \text{ mA}, \text{ See Figure 10}$	$V_{S} - 20$			mV	

# SWITCHING CHARACTERISTICS

 $T_A = 25^{\circ}C$ 

PARAMETER		TEST CONDITIONS	ULN	UNIT		
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	See Figure 9		0.25	1	μs
t <sub>PHL</sub>	Propagation delay time, high- to low-level output	See Figure 9		0.25	1	μs
$V_{OH}$	High-level output voltage after switching	$V_S = 50 \text{ V}, \text{ I}_O \approx 300 \text{ mA}, \text{ See Figure 10}$	V <sub>S</sub> - 20			mV

# SWITCHING CHARACTERISTICS

 $T_A = -40^{\circ}C$  to  $105^{\circ}C$ 

PARAMETER		TEST CONDITIONS	ULN	UNIT		
		TEST CONDITIONS	MIN	TYP	MAX	
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	See Figure 9		1	10	μs
t <sub>PHL</sub>	Propagation delay time, high- to low-level output	See Figure 9		1	10	μs
V <sub>OH</sub>	High-level output voltage after switching	$V_{S} = 50 \text{ V}, \text{ I}_{O} \approx 300 \text{ mA}, \text{ See Figure 10}$	$V_{S} - 50$			mV

## SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	ULQ2003/	UNIT		
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	See Figure 9		1	10	μs
t <sub>PHL</sub>	Propagation delay time, high- to low-level output	See Figure 9		1	10	μs
V <sub>OH</sub>	High-level output voltage after switching	$V_{S} = 50 \text{ V}, I_{O} = 300 \text{ mA}, \text{ See Figure 10}$	V <sub>S</sub> - 20			mV

# ULN2002A, ULN2003A, ULN2003AI, ULN2004A ULQ2003A, ULQ2004A



#### SLRS027K-DECEMBER 1976-REVISED AUGUST 2011

www.ti.com

#### PARAMETER MEASUREMENT INFORMATION






Figure 1. I<sub>CEX</sub> Test Circuit



#### Figure 3. I<sub>I(off)</sub> Test Circuit

A. I<sub>I</sub> is fixed for measuring V<sub>CE(sat)</sub>, variable for measuring h<sub>FE</sub>.



# Figure 5. h<sub>FE</sub>, V<sub>CE(sat)</sub> Test Circuit






Figure 7. I<sub>R</sub> Test Circuit



#### Figure 2. I<sub>CEX</sub> Test Circuit











Figure 6. V<sub>I(on)</sub> Test Circuit








VOLTAGE WAVEFORMS





www.ti.com

#### SLRS027K-DECEMBER 1976-REVISED AUGUST 2011



#### PARAMETER MEASUREMENT INFORMATION (continued)


- A. The pulse generator has the following characteristics: PRR = 12.5 kHz,  $Z_0 = 50 \Omega$ .
- B. C<sub>L</sub> includes probe and jig capacitance.
- C. For testing the ULN2003A, ULN2003AI, and ULQ2003A,  $V_{IH}$  = 3 V; for the ULN2002A,  $V_{IH}$  = 13 V; for the ULN2004A and the ULQ2004A,  $V_{IH}$  = 8 V.

#### Figure 10. Latch-Up Test Circuit and Voltage Waveforms

SLRS027K-DECEMBER 1976-REVISED AUGUST 2011



www.ti.com




#### **TYPICAL CHARACTERISTICS**





SLRS027K-DECEMBER 1976-REVISED AUGUST 2011



# TYPICAL CHARACTERISTICS (continued)














# ULN2002A, ULN2003A, ULN2003AI, ULN2004A ULQ2003A, ULQ2004A




SLRS027K-DECEMBER 1976-REVISED AUGUST 2011

www.ti.com


ν

3



# **APPLICATION INFORMATION**

Figure 21. Buffer for Higher Current Loads



+

Output

÷



www.ti.com

# ULN2002A, ULN2003A, ULN2003AI, ULN2004A ULQ2003A, ULQ2004A

SLRS027K-DECEMBER 1976-REVISED AUGUST 2011

## **REVISION HISTORY**

Cł	nanges from Revision J (September 2010) to Revision K	Page
•	Added SOP – NS Package to the $-40^{\circ}$ C to $85^{\circ}$ C T <sub>A</sub> range in the Ordering Information table.	2
•	Added Input Current (I) parameters	5
•	Added Input Current (I) parameters	6



www.ti.com

20-Aug-2011

## **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
ULN2001AD	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	
ULN2001ADR	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	
ULN2001AN	OBSOLETE	PDIP	Ν	16		TBD	Call TI	Call TI	
ULN2002AD	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	
ULN2002AN	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
ULN2002ANE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
ULN2003AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULN2003ADE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULN2003ADG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULN2003ADR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULN2003ADRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULN2003ADRG3	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	
ULN2003ADRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULN2003AID	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULN2003AIDE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULN2003AIDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULN2003AIDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULN2003AIDRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULN2003AIDRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULN2003AIN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	



20-Aug-2011

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
ULN2003AINE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
ULN2003AINSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULN2003AIPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULN2003AIPWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULN2003AIPWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULN2003AIPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULN2003AIPWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULN2003AIPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULN2003AJ	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI	
ULN2003AN	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
ULN2003ANE3	PREVIEW	PDIP	Ν	16	25	TBD	Call TI	Call TI	
ULN2003ANE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
ULN2003ANSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULN2003ANSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULN2003ANSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULN2003APW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULN2003APWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULN2003APWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULN2003APWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULN2003APWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	



20-Aug-2011

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
ULN2003APWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULN2004AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULN2004ADE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULN2004ADG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULN2004ADR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULN2004ADRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULN2004ADRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULN2004AN	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
ULN2004ANE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
ULN2004ANSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULN2004ANSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULQ2003AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULQ2003ADG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULQ2003ADR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULQ2003ADRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULQ2003AN	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
ULQ2004AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULQ2004ADG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULQ2004ADR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	



20-Aug-2011

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
ULQ2004ADRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
ULQ2004AN	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF ULQ2003A, ULQ2004A :

Automotive: ULQ2003A-Q1, ULQ2004A-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# PACKAGE MATERIALS INFORMATION


www.ti.com

## TAPE AND REEL INFORMATION

#### REEL DIMENSIONS

Texas Instruments





#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### TAPE AND REEL INFORMATION

#### \*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ULN2003ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
ULN2003AIDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
ULN2003AINSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
ULN2003AIPWR	TSSOP	PW	16	2000	330.0	12.4	7.0	5.6	1.6	8.0	12.0	Q1
ULN2003AIPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
ULN2003ANSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
ULN2003APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
ULN2004ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
ULN2004ANSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
ULQ2003ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

Texas Instruments

www.ti.com

# PACKAGE MATERIALS INFORMATION

29-Oct-2011



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ULN2003ADR	SOIC	D	16	2500	333.2	345.9	28.6
ULN2003AIDR	SOIC	D	16	2500	333.2	345.9	28.6
ULN2003AINSR	SO	NS	16	2000	346.0	346.0	33.0
ULN2003AIPWR	TSSOP	PW	16	2000	364.0	364.0	27.0
ULN2003AIPWR	TSSOP	PW	16	2000	346.0	346.0	29.0
ULN2003ANSR	SO	NS	16	2000	346.0	346.0	33.0
ULN2003APWR	TSSOP	PW	16	2000	346.0	346.0	29.0
ULN2004ADR	SOIC	D	16	2500	346.0	346.0	33.0
ULN2004ANSR	SO	NS	16	2000	346.0	346.0	33.0
ULQ2003ADR	SOIC	D	16	2500	333.2	345.9	28.6

J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/D 06/11

# D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) -16x0,55 - 14x1,27 -14x1,27 16x1,95 4,80 4,80 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 Example 2,00 Solder Mask Opening

(See Note E)

NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

← 0,07 All Around

- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  $\beta$ . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



# LAND PATTERN DATA



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# MECHANICAL DATA

## PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap		
Wireless Connectivity	www.ti.com/wirelessconnectivity		
		u Hama Dawa	a O a Al a a m

**TI E2E Community Home Page** 

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated