

# LM4651 & LM4652 Overture™ Audio Power Amplifier

**OBSOLETE** 

July 9, 2009

# 170W Class D Audio Power Amplifier Solution

# **General Description**

The IC combination of the LM4651 driver and the LM4652 power MOSFET provides a high efficiency, Class D subwoofer amplifier solution.

The LM4651 is a fully integrated conventional pulse width modulator driver IC. The IC contains short circuit, under voltage, over modulation, and thermal shut down protection circuitry. The LM4651also contains a standby function which shuts down the pulse width modulation minimizing supply current. The LM4652 is a fully integrated H-bridge power MOSFET IC in a TO-220 power package. The LM4652 has a temperature sensor built in to alert the LM4651 when the die temperature of the LM4652 exceeds the threshold. Together, these two IC's form a simple, compact high power audio amplifier solution complete with protection normally seen only in Class AB amplifiers. Few external components and minimal traces between the IC's keep the PCB area small and aids in EMI control.

The near rail-to-rail switching amplifier substantially increases the efficiency compared to Class AB amplifiers. This high efficiency solution significantly reduces the heat sink size compared to a Class AB IC of the same power level. This two-chip solution is optimum for powered subwoofers and self powered speakers.

# **Key Specifications**

- Output power into  $4\Omega$  with < 10% THD. 170W (Typ)
- THD at 10W, 4Ω, 10 500Hz. < 0.3% THD (Typ)
- Maximum efficiency at 125W 85% (Typ)
- Standby attenuation. >100dB (Min)

# **Features**


- Conventional pulse width modulation.
- Externally controllable switching frequency.
- 50kHz to 200kHz switching frequency range.
- Integrated error amp and feedback amp.
- Turn-on soft start and under voltage lockout.
- Over modulation protection (soft clipping).
- Externally controllable output current limiting and thermal shutdown protection.
- Self checking protection diagnostic.

# **Applications**

- Powered subwoofers for home theater and PC's
- Car booster amplifier
- Self-powered speakers


# **Connection Diagrams**





Top View Order Number LM4651N See NS Package Number N28B

#### LM4652 Plastic Package (Note 8)



Isolated TO-220 Package Order Number LM4652TF See NS Package Number TF15B or Non-Isolated TO-220 Package

Non-Isolated TO-220 Package Order Number LM4652TA See NS Package Number TA15A

Overture® is a registered trademark of National Semiconductor.

# **Absolute Maximum Ratings** (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage	± 22V
Output Current (LM4652)	10A
Power Dissipation (LM4651) (Note 3)	1.5W
Power Dissipation (LM4652) (Note 3)	32W
ESD Susceptibility (LM4651) (Note 4)	2000V
LM4652 (pins 2,6,10,11)	500V
ESD Susceptibility (LM4651) (Note 5)	200V
LM4652 (pins 2,6,10,11)	100V
Junction Temperature (Note 6)	150°C
Soldering Information	

LM4652 T, TO-220 Package 37°C/W θJΑ 1.0°C/W θJC

52°C/W

22°C/W

43°C/W

2.0°C/W

Thermal Resistance

LM4651 N Package

LM4652 TF, TO-220 Package

 $\theta JA$ 

θЈС

θJΑ

θЈС

# Operating Ratings (Notes 1, 2)

N, TA and TF Package (10 seconds)

Storage Temperature

Temperature Range  $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}$ Supply Voltage |V+| + |V-|

System Electrical Characteristics for LM4651 and LM4652 (Notes 1, 2)

22V to 44V

260°C

-40°C to + 150°C

The following specifications apply for  $+V_{CC} = +20V$ ,  $-V_{EE} = -20V$ ,  $f_{SW} = 125$ kHz,  $f_{IN} = 100$ Hz,  $R_L = 4\Omega$ , unless otherwise specified. Typicals apply for T<sub>A</sub> = 25°C. For specific circuit values, refer to Figure 1 (Typical Audio Application Circuit).

			LM4651	& LM4652	
Symbol	Parameter	Conditions	Typical	Limit	Units (Limits)
				(Note 7)	(Lillins)
	Total Ouisseent Bourse Cumply	$V_{IN} = 0V$ , $I_O = 0mA$			
l <sub>cq</sub>	Total Quiescent Power Supply Current	$R_{DLY} = 0\Omega$	237		mA
	Carrent	$R_{DLY} = 10k\Omega$	124		mA
STBY	Standby Current	$V_{PIN}13 = 5V$ , Stby: On	17		mA
A <sub>M</sub>	Standby Attenuation	$V_{PIN}13 = 5V$ , Stby: On	>115		dB
		R <sub>1</sub> = 4Ω, 1% THD	125		W
		R <sub>L</sub> = 4Ω, 10% THD	155		W
_		R <sub>1</sub> = 8Ω, 1% THD	75		W
Po	Output Power (Continuous Average)	R <sub>L</sub> = 8Ω, 10% THD	90		W
		$f_{SW} = 75 \text{kHz}, R_L = 4\Omega, 1\% \text{ THD}$	135		W
		$f_{SW} = 75 \text{kHz}, R_L = 4\Omega, 10\% \text{ THD}$	170		W
η	Efficiency at P <sub>O</sub> = 5W	$P_O = 5W$ , $R_{DLY} = 5k\Omega$	55		%
η	Efficiency (LM4651 & LM4652)	P <sub>O</sub> = 125W, THD = 1%	85		%
	Davier Discipation	P <sub>O</sub> = 125W, THD = 1% (max)	22		W
Pd	Power Dissipation (LM4651 + LM4652)	$f_{SW} = 75 \text{kHz}, P_O = 135 \text{W},$ THD = 1% (max)	22		W
		10W, 10Hz ≤ $f_{IN}$ ≤ 500Hz,			
THD+N	Total Harmonic Distortion Plus Noise	·	0.3		%
		10Hz ≤ BW ≤ 80kHz			
ε <sub>OUT</sub>	Output Noise	A Weighted, no signal, $R_L = 4\Omega$	550		μV
SNR	Signal-to-Noise Ratio	A-Wtg, $P_{out} = 125W$ , $R_L = 4\Omega$	92		dB
CINII	Olgital to-140136 Hatio	22kHz BW, $P_{out}$ = 125W, $R_L$ = 4Ω	89		dB

			LM4651 & LM4652			
Symbol	Parameter	Conditions	Typical	Limit	Units (Limits)	
				(Note 7)	(Lillins)	
V <sub>os</sub>	Output Offset Voltage	$V_{IN} = 0V$ , $I_{O} = 0$ mA, $R_{OFFSET} = 0$ $\Omega$	0.07		V	
PSRR	Power Supply Rejection Ratio	$\begin{aligned} R_L &= 4\Omega,  10 \text{Hz} \leq \text{BW} \leq 30 \text{kHz} \\ + V_{\text{CC}_{AC}} &= -V_{\text{EE}_{AC}} = 1 V_{\text{RMS}}, \\ f_{\text{AC}} &= 120 \text{Hz} \end{aligned}$	37		dB	

# Electrical Characteristics for LM4651 (Notes 1, 2, 7)

The following specifications apply for  $+V_{CC} = +20V$ ,  $-V_{EE} = -20V$ ,  $f_{SW} = 125$ kHz, unless otherwise specified. Limits apply for  $T_A = 25$ °C. For specific circuit values, refer to Figure 1 (Typical Audio Application Circuit).

			LM4651 & LM4652		11-2-	
Symbol	Parameter	Conditions	Typical	Limit	Units (Limits)	
				(Note 7)	(Lillins)	
	Total Quiescent Current	LM4652 not connected, I <sub>O</sub> = 0mA,	26	15	mA (min)	
l <sub>CQ</sub>	Total Quiescent Current	$ V_{CC^+}  +  V_{EE^-} , R_{DLY} = 0\Omega$	36	45	mA (max)	
V <sub>IL</sub>	Standby Low Input Voltage	Not in Standby Mode		0.8	V (max)	
V <sub>IH</sub>	Standby High Input Voltage	In Standby Mode	2.0	2.5	V (min)	
f	Switching Fraguency Dange	$R_{OSC} = 15k\Omega$	65		kHz	
f <sub>SW</sub>	Switching Frequency Range	$R_{OSC} = 0\Omega$	200		kHz	
f <sub>SWerror</sub>	50% Duty Cycle Error	$R_{OSC} = 4k\Omega$ , $f_{SW} = 125kHz$	1	3	% (max)	
T <sub>dead</sub>	Dead Time	$R_{DLY} = 0\Omega$	27		ns	
T <sub>OverMod</sub>	Over Modulation Protection Time	Pulse Width Measured at 50%	310		ns	

# Electrical Characteristics for LM4652 (Notes 1, 2, 7)

The following specifications apply for  $+V_{CC} = +20V$ ,  $-V_{EE} = -20V$ , unless otherwise specified. Limits apply for  $T_A = 25^{\circ}C$ . For specific circuit values, refer to Figure 1 (Typical Audio Application Circuit).

			LM4651 8		
Symbol	Parameter	Conditions	Typical	Limit	Units (Limits)
				(Note 7)	(Lillits)
V <sub>(BR)</sub> DSS	Drain-to-Source Breakdown Voltage	$V_{GS} = 0$	55		V
I <sub>DSS</sub>	Drain-to-Source Leakage Current	$V_{\rm DS} = 44V_{\rm DC}, V_{\rm GS} = 0V$	1.0		mA
VGS <sub>th</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $ID = 1mA_{DC}$	0.85		V
R <sub>DS(ON)</sub>	Static Drain-to-Source On Resistance	$V_{GS} = 6V_{DC}$ , $ID = 6A_{DC}$	200	300	mΩ (max)
t <sub>r</sub>	Rise Time	$V_{GD} = 6V_{DC}, V_{DS} = 40V_{DC},$ $R_{GATE} = 0\Omega$	25		ns
t <sub>f</sub>	Fall Time	$V_{GD} = 6V_{DC}, V_{DS} = 40V_{DC},$ $R_{GATE} = 0\Omega$	26		ns
I <sub>D</sub>	Maximum Saturation Drain Current	$V_{GS} = 6V_{DC}, V_{DS} = 10V_{DC}$	10	8	A <sub>DC</sub> (min)

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit is given, however, the typical value is a good indication of device performance.

Note 2: All voltages are measured with respect to the GND pin unless otherwise specified.

Note 3: For operating at case temperatures above 25°C, the LM4651 must be de–rated based on a 150°C maximum junction temperature and a thermal resistance of  $\theta_{JA} = 62$  °C/W (junction to ambient), while the LM4652 must be de–rated based on a 150°C maximum junction temperature and a thermal resistance of  $\theta_{JC} = 2.0$  °C/W (junction to case) for the isolated package (TF) or a thermal resistance of  $\theta_{JC} = 1.0$  °C/W (junction to case) for the non-isolated package (T).


Note 4: Human body model, 100 pF discharged through a 1.5 k $\Omega$  resistor.

Note 5: Machine Model, 220pF-240pF discharge through all pins.

**Note 6:** The operating junction temperature maximum, T<sub>imax</sub> is 150°C.

Note 7: Limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 8: The LM4652TA package TA15A is a non-isolated package, setting the tab of the device and the heat sink at -V potential when the LM4652 is directly mounted to the heat sink using only thermal compound. If a mica washer is used in addition to thermal compound,  $\theta_{CS}$  (case to sink) is increased, but the heat sink will be isolated from -V.



<sup>\*</sup> Top Side Diodes are optional.
Depends on Application.

10127768

FIGURE 1. Typical Application Circuit and Test Circuit

# **LM4651 Pin Descriptions**

14 FBK <sub>1</sub> V <sub>O1</sub> (pin 15 on the LM4652 ).  16 OSC The switching frequency oscillation pin. Adjusting the resistor from 15.5kΩ to 0Ω changes the switching frequency from 75kHz to 225kHz.  17 Delay The dead time setting pin.  18 SCKT Short circuit setting pin. Minimum setting is 10A.	Pin No.	Symbol	Description
3	1	OUT <sub>1</sub>	The reference pin of the power MOSFET output to the gate drive circuitry.
4 HG₂ High-Gate #2 is the gate drive to a top side MOSFET in the H-Bridge.  5,15 GND The ground pin for all analog circuitry.  The internally regulated positive voltage output for analog circuitry. This pin is available for internal regulator bypassing only.  7 +V <sub>CC</sub> The positive supply input for the IC.  8 -6V <sub>BYP</sub> The internally regulated negative voltage output for analog circuitry. This pin is available for internal regulator bypassing only.  9 F <sub>BK</sub> V <sub>O</sub> The feedback instrumentation amplifier output pin.  10 E <sub>RR</sub> I <sub>N</sub> The error amplifier inverting input pin. The input audio signal and the feedback signal are summed at this input pin.  11 E <sub>RR</sub> V <sub>O</sub> The error amplifier output pin.  12 TSD The thermal shut down input pin for the thermal shut down output of the LM4652.  13 STBY Standby function input pin. This pin is Ct/IOS compatible.  14 FBK₁ The feedback instrumentation amplifier pin. This must be connected to the feedback filter from V <sub>O1</sub> (pin 15 on the LM4652).  16 OSC The switching frequency oscillation pin. Adjusting the resistor from 15.5kΩ to 0Ω changes the switching frequency from 75kHz to 225kHz.  17 Delay The dead time setting pin.  18 SCKT Short circuit setting pin. Minimum setting is 10A.  19 FBK₂ The feedback instrumentation amplifier pin. This must be connected to the feedback filter from V <sub>O2</sub> (pin 7 on the LM4652).  20,21 -V <sub>DDBYP</sub> The regulator output for digital blocks. This pin is for bypassing only.  21 The start up capacitor input pin. This capacitor adjusts the start up time of the diagnostic sequence for the modulator. Refer to Start up Sequence and Timing in the Application Information section.  25 LG₁ Lov-Gate #1 is the gate drive to a bottom side MOSFET in the H-Bridge.	2,27	BS <sub>1</sub> ,BS <sub>2</sub>	The bootstrap pin provides extra bias to drive the upper gates, HG <sub>1</sub> ,HG <sub>2</sub> .
FBK1   The feedback instrumentation amplifier pin. This must be connected to the feedback filter from Vot (pin 15 on the LM4652).  The switching frequency oscillation pin. Adjusting the resistor from 15.5kΩ to 0Ω changes the switching frequency from 75kHz to 225kHz.  The feedback instrumentation amplifier pin. This must be connected to the feedback filter from Voc (pin 7 on the LM4652).  The feedback instrumentation amplifier pin. This must be connected to the feedback filter from Voc (pin 7 on the LM4652).  The switching frequency displaying is 10A.  The feedback instrumentation amplifier pin. This must be connected to the feedback filter from Voc (pin 7 on the LM4652).  The switching pin Minimum setting is 10A.  The feedback instrumentation amplifier pin. This must be connected to the feedback filter from Voc (pin 7 on the LM4652).  The switching frequency from 75kHz to 225kHz.  The feedback instrumentation amplifier pin. This must be connected to the feedback filter from Voc (pin 7 on the LM4652).  The switching frequency from 75kHz to 225kHz.  The feedback instrumentation amplifier pin. This must be connected to the feedback filter from Voc (pin 7 on the LM4652).  The feedback instrumentation amplifier pin. This must be connected to the feedback filter from Voc (pin 7 on the LM4652).  The feedback instrumentation amplifier pin. This must be connected to the feedback filter from Voc (pin 7 on the LM4652).  The feedback instrumentation amplifier pin. This must be connected to the feedback filter from Voc (pin 7 on the LM4652).  The feedback instrumentation amplifier pin. This must be connected to the feedback filter from Voc (pin 7 on the LM4652).  The feedback instrumentation amplifier pin. This capacitor adjusts the start up time of the diagnostic sequence for the modulator. Refer to Start up Sequence and Timing in the Application Information section.	3	HG <sub>1</sub>	High-Gate #1 is the gate drive to a top side MOSFET in the H-Bridge.
The internally regulated positive voltage output for analog circuitry. This pin is available for internal regulator bypassing only.  The positive supply input for the IC.  The positive supply input for the IC.  The internally regulated negative voltage output for analog circuitry. This pin is available for internal regulator bypassing only.  The internally regulated negative voltage output for analog circuitry. This pin is available for internal regulator bypassing only.  The feedback instrumentation amplifier output pin.  The error amplifier inverting input pin. The input audio signal and the feedback signal are summed at this input pin.  The error amplifier output pin.  The thermal shut down input pin for the thermal shut down output of the LM4652.  The feedback instrumentation amplifier pin. This must be connected to the feedback filter from Vo1 (pin 15 on the LM4652).  The switching frequency oscillation pin. Adjusting the resistor from 15.5kΩ to 0Ω changes the switching frequency from 75kHz to 225kHz.  The dead time setting pin.  SCKT Short circuit setting pin. Minimum setting is 10A.  The feedback instrumentation amplifier pin. This must be connected to the feedback filter from Vo2 (pin 7 on the LM4652).  The regulator output for digital blocks. This pin is for bypassing only.  The negative voltage supply pin for the IC.  The start up capacitor input pin. This capacitor adjusts the start up time of the diagnostic sequence for the modulator. Refer to Start up Sequence and Timing in the Application Information section  Low-Gate #1 is the gate drive to a bottom side MOSFET in the H-Bridge.	4	HG <sub>2</sub>	High-Gate #2 is the gate drive to a top side MOSFET in the H-Bridge.
1	5,15	GND	The ground pin for all analog circuitry.
The internally regulated negative voltage output for analog circuitry. This pin is available for internal regulator bypassing only.  The feedback instrumentation amplifier output pin.  ERRIN  The error amplifier inverting input pin. The input audio signal and the feedback signal are summed at this input pin.  The error amplifier output pin.  The thermal shut down input pin for the thermal shut down output of the LM4652.  STBY  Standby function input pin. This pin is CMOS compatible.  The feedback instrumentation amplifier pin. This must be connected to the feedback filter from V <sub>O1</sub> (pin 15 on the LM4652).  The switching frequency oscillation pin. Adjusting the resistor from 15.5kΩ to 0Ω changes the switching frequency from 75kHz to 225kHz.  The dead time setting pin.  SCKT  Short circuit setting pin. Minimum setting is 10A.  The feedback instrumentation amplifier pin. This must be connected to the feedback filter from V <sub>O2</sub> (pin 7 on the LM4652).  The regulator output for digital blocks. This pin is for bypassing only.  Z2,23  -V <sub>EE</sub> The negative voltage supply pin for the IC.  The start up capacitor input pin. This capacitor adjusts the start up time of the diagnostic sequence for the modulator. Refer to Start up Sequence and Timing in the Application Information section.  LG <sub>1</sub> Low-Gate #1 is the gate drive to a bottom side MOSFET in the H-Bridge.	6	+6V <sub>BYP</sub>	
Second	7	+V <sub>CC</sub>	The positive supply input for the IC.
The error amplifier inverting input pin. The input audio signal and the feedback signal are summed at this input pin.  The error amplifier output pin.  The error amplifier output pin.  The thermal shut down input pin for the thermal shut down output of the LM4652.  STBY Standby function input pin. This pin is CMOS compatible.  The feedback instrumentation amplifier pin. This must be connected to the feedback filter from Vo1 (pin 15 on the LM4652).  The switching frequency oscillation pin. Adjusting the resistor from 15.5kΩ to 0Ω changes the switching frequency from 75kHz to 225kHz.  Delay The dead time setting pin.  SCKT Short circuit setting pin. Minimum setting is 10A.  FBK2 The feedback instrumentation amplifier pin. This must be connected to the feedback filter from Vo2 (pin 7 on the LM4652).  The regulator output for digital blocks. This pin is for bypassing only.  The negative voltage supply pin for the IC.  The start up capacitor input pin. This capacitor adjusts the start up time of the diagnostic sequence for the modulator. Refer to Start up Sequence and Timing in the Application Information section.  LG2 LG4 Low-Gate #1 is the gate drive to a bottom side MOSFET in the H-Bridge.	8	−6V <sub>BYP</sub>	
summed at this input pin.    The error amplifier output pin.	9	$F_{BK}V_{O}$	The feedback instrumentation amplifier output pin
The thermal shut down input pin for the thermal shut down output of the LM4652.  STBY Standby function input pin. This pin is CMOS compatible.  The feedback instrumentation amplifier pin. This must be connected to the feedback filter from Vo1 (pin 15 on the LM4652).  The switching frequency oscillation pin. Adjusting the resistor from 15.5kΩ to 0Ω changes the switching frequency from 75kHz to 225kHz.  The dead time setting pin.  SCKT Short circuit setting pin. Minimum setting is 10A.  The feedback instrumentation amplifier pin. This must be connected to the feedback filter from Vo2 (pin 7 on the LM4652).  The regulator output for digital blocks. This pin is for bypassing only.  The negative voltage supply pin for the IC.  The start up capacitor input pin. This capacitor adjusts the start up time of the diagnostic sequence for the modulator. Refer to Start up Sequence and Timing in the Application Information section.  LG2 LG3 LG4 LG5 LG5 LG6 LG7 Low-Gate #1 is the gate drive to a bottom side MOSFET in the H-Bridge.	10	$E_RRI_N$	, , , , ,
13 STBY Standby function input pin. This pin is CMOS compatible.  14 FBK <sub>1</sub> The feedback instrumentation amplifier pin. This must be connected to the feedback filter from V <sub>O1</sub> (pin 15 on the LM4652).  16 OSC The switching frequency oscillation pin. Adjusting the resistor from 15.5kΩ to 0Ω changes the switching frequency from 75kHz to 225kHz.  17 Delay The dead time setting pin.  18 SCKT Short circuit setting pin. Minimum setting is 10A.  19 FBK <sub>2</sub> The feedback instrumentation amplifier pin. This must be connected to the feedback filter from V <sub>O2</sub> (pin 7 on the LM4652).  20,21 -V <sub>DDBYP</sub> The regulator output for digital blocks. This pin is for bypassing only.  22,23 -V <sub>EE</sub> The negative voltage supply pin for the IC.  The start up capacitor input pin. This capacitor adjusts the start up time of the diagnostic sequence for the modulator. Refer to <b>Start up Sequence and Timing</b> in the <b>Application Information</b> section.  25 LG <sub>1</sub> Low-Gate #1 is the gate drive to a bottom side MOSFET in the H-Bridge.	11	$E_RRV_O$	The error amplifier output pin.
The feedback instrumentation amplifier pin. This must be connected to the feedback filter from V <sub>01</sub> (pin 15 on the LM4652).  The switching frequency oscillation pin. Adjusting the resistor from 15.5kΩ to 0Ω changes the switching frequency from 75kHz to 225kHz.  The dead time setting pin.  SCKT Short circuit setting pin. Minimum setting is 10A.  FBK <sub>2</sub> The feedback instrumentation amplifier pin. This must be connected to the feedback filter from V <sub>02</sub> (pin 7 on the LM4652).  The regulator output for digital blocks. This pin is for bypassing only.  The negative voltage supply pin for the IC.  The start up capacitor input pin. This capacitor adjusts the start up time of the diagnostic sequence for the modulator. Refer to Start up Sequence and Timing in the Application Information section.  Low-Gate #1 is the gate drive to a bottom side MOSFET in the H-Bridge.  Low-Gate #2 is the gate drive to a bottom side MOSFET in the H-Bridge.	12	TSD	The thermal shut down input pin for the thermal shut down output of the LM4652.
14 PBK <sub>1</sub> V <sub>O1</sub> (pin 15 on the LM4652 ).  16 OSC The switching frequency oscillation pin. Adjusting the resistor from 15.5kΩ to 0Ω changes the switching frequency from 75kHz to 225kHz.  17 Delay The dead time setting pin.  18 SCKT Short circuit setting pin. Minimum setting is 10A.  19 PBK <sub>2</sub> The feedback instrumentation amplifier pin. This must be connected to the feedback filter from V <sub>O2</sub> (pin 7 on the LM4652 ).  20,21 -V <sub>DDBYP</sub> The regulator output for digital blocks. This pin is for bypassing only.  22,23 -V <sub>EE</sub> The negative voltage supply pin for the IC.  The start up capacitor input pin. This capacitor adjusts the start up time of the diagnostic sequence for the modulator. Refer to <b>Start up Sequence and Timing</b> in the <b>Application Information</b> section.  25 LG <sub>1</sub> Low-Gate #1 is the gate drive to a bottom side MOSFET in the H-Bridge.  26 LG <sub>2</sub> Low-Gate #2 is the gate drive to a bottom side MOSFET in the H-Bridge.	13	STBY	Standby function input pin. This pin is CMOS compatible.
switching frequency from 75kHz to 225kHz.  17 Delay The dead time setting pin.  18 SCKT Short circuit setting pin. Minimum setting is 10A.  19 FBK2 The feedback instrumentation amplifier pin. This must be connected to the feedback filter from Vo2 (pin 7 on the LM4652).  20,21 -VDBYP The regulator output for digital blocks. This pin is for bypassing only.  22,23 -VEE The negative voltage supply pin for the IC.  24 START START START START Sequence for the modulator. Refer to Start up Sequence and Timing in the Application Information section.  25 LG1 Low-Gate #1 is the gate drive to a bottom side MOSFET in the H-Bridge.  Low-Gate #2 is the gate drive to a bottom side MOSFET in the H-Bridge.	14	FBK <sub>1</sub>	The feedback instrumentation amplifier pin. This must be connected to the feedback filter from $V_{O1}$ (pin 15 on the LM4652 ).
18 SCKT Short circuit setting pin. Minimum setting is 10A.  19 FBK <sub>2</sub> The feedback instrumentation amplifier pin. This must be connected to the feedback filter from V <sub>O2</sub> (pin 7 on the LM 4652).  20,21 -V <sub>DDBYP</sub> The regulator output for digital blocks. This pin is for bypassing only.  22,23 -V <sub>EE</sub> The negative voltage supply pin for the IC.  The start up capacitor input pin. This capacitor adjusts the start up time of the diagnostic sequence for the modulator. Refer to <b>Start up Sequence and Timing</b> in the <b>Application Information</b> section.  25 LG <sub>1</sub> Low-Gate #1 is the gate drive to a bottom side MOSFET in the H-Bridge.  Low-Gate #2 is the gate drive to a bottom side MOSFET in the H-Bridge.	16	osc	The switching frequency oscillation pin. Adjusting the resistor from 15.5k $\Omega$ to $0\Omega$ changes the switching frequency from 75kHz to 225kHz.
The feedback instrumentation amplifier pin. This must be connected to the feedback filter from V <sub>O2</sub> (pin 7 on the LM4652).  20,21 -V <sub>DDBYP</sub> The regulator output for digital blocks. This pin is for bypassing only.  22,23 -V <sub>EE</sub> The negative voltage supply pin for the IC.  The start up capacitor input pin. This capacitor adjusts the start up time of the diagnostic sequence for the modulator. Refer to <b>Start up Sequence and Timing</b> in the <b>Application Information</b> section.  25 LG <sub>1</sub> Low-Gate #1 is the gate drive to a bottom side MOSFET in the H-Bridge.  26 LG <sub>2</sub> Low-Gate #2 is the gate drive to a bottom side MOSFET in the H-Bridge.	17	Delay	The dead time setting pin.
V <sub>O2</sub> (pin 7 on the LM4652).  20,21 -V <sub>DDBYP</sub> The regulator output for digital blocks. This pin is for bypassing only.  22,23 -V <sub>EE</sub> The negative voltage supply pin for the IC.  The start up capacitor input pin. This capacitor adjusts the start up time of the diagnostic sequence for the modulator. Refer to <b>Start up Sequence and Timing</b> in the <b>Application Information</b> section.  25 LG <sub>1</sub> Low-Gate #1 is the gate drive to a bottom side MOSFET in the H-Bridge.  26 LG <sub>2</sub> Low-Gate #2 is the gate drive to a bottom side MOSFET in the H-Bridge.	18	SCKT	Short circuit setting pin. Minimum setting is 10A.
22,23 —V <sub>EE</sub> The negative voltage supply pin for the IC.  The start up capacitor input pin. This capacitor adjusts the start up time of the diagnostic sequence for the modulator. Refer to <b>Start up Sequence and Timing</b> in the <b>Application Information</b> section.  25 LG <sub>1</sub> Low-Gate #1 is the gate drive to a bottom side MOSFET in the H-Bridge.  26 LOW-Gate #2 is the gate drive to a bottom side MOSFET in the H-Bridge.	19	FBK <sub>2</sub>	The feedback instrumentation amplifier pin. This must be connected to the feedback filter from $V_{02}$ (pin 7 on the LM4652 ).
The start up capacitor input pin. This capacitor adjusts the start up time of the diagnostic sequence for the modulator. Refer to <b>Start up Sequence and Timing</b> in the <b>Application Information</b> section.  25	20,21	-V <sub>DDBYP</sub>	The regulator output for digital blocks. This pin is for bypassing only.
24 START sequence for the modulator. Refer to <b>Start up Sequence and Timing</b> in the <b>Application</b> 25 LG <sub>1</sub> Low-Gate #1 is the gate drive to a bottom side MOSFET in the H-Bridge.  26 LG <sub>2</sub> Low-Gate #2 is the gate drive to a bottom side MOSFET in the H-Bridge.	22,23	-V <sub>EE</sub>	The negative voltage supply pin for the IC.
26 LG <sub>2</sub> Low-Gate #2 is the gate drive to a bottom side MOSFET in the H-Bridge.	24	START	sequence for the modulator. Refer to Start up Sequence and Timing in the Application
	25	LG <sub>1</sub>	Low-Gate #1 is the gate drive to a bottom side MOSFET in the H-Bridge.
28 OUT <sub>2</sub> The reference pin of the power MOSFET output to the gate drive circuitry.	26	LG <sub>2</sub>	Low-Gate #2 is the gate drive to a bottom side MOSFET in the H-Bridge.
	28	OUT <sub>2</sub>	The reference pin of the power MOSFET output to the gate drive circuitry.

# **LM4652 Pin Descriptions**

Pin No.	Symbol	Description
1	GND	A ground reference for the thermal shut down circuitry.
2	LG <sub>1</sub>	Low-Gate #1 is the gate input to a bottom side MOSFET in the H-Bridge.
3	-V <sub>EE</sub>	The negative voltage supply input for the power MOSFET H-Bridge.
4	TSD	The thermal shut down flag pin. This pin transitions to 6V when the die temperature exceeds 150°C.
5	NC	No connection
6	$LG_2$	Low-Gate #2 is the gate input to a bottom side MOSFET in the H-Bridge.
7	VO <sub>2</sub>	The switching output pin for one side of the H-Bridge.
8	NC	No connection.
9	NC	No connection.
10	$HG_2$	High-Gate #2 is the gate input to a top side MOSFET in the H-Bridge.
11	NC	No connection.
12	NC	No connection.
13	+V <sub>CC</sub>	The positive voltage supply input for the power MOSFET H-Bridge.
14	HG₁	High-Gate #1 is the gate input to a top side MOSFET in the H-Bridge.
15	VO <sub>2</sub>	The switching output pin for one side of the H-Bridge.

Note:  ${\bf NC}$ , no connect pins are floating pins. It is best to connect the pins to GND to minimize any noise from being coupled into the pins.


# **External Components Description**


(Refer to Figure 1)


	Components	Functional Description
1.	R <sub>1</sub>	Works with R <sub>2</sub> , R <sub>II1</sub> and R <sub>fI2</sub> to set the gain of the system. Gain = $\{[R_2/(R_1 + 100)] \times [(R_{fI1} + R_{fI2})/(R_{fI2})] - [R_2/(R_1 + 100)] + 0.5\} + [(V_{CC} - 20) * 0.0175] (V/V).$
2.	R <sub>2</sub>	See description above for R <sub>1</sub> .
3.	R <sub>f</sub>	Sets the gain and bandwidth of the system by creating a low pass filter for the Error Amplifier's feedback with $C_f$ . 3dB pole is at $f_C = 1/(2\pi R_f C_f)$ (Hz).
4.	C <sub>f</sub>	See description above for R <sub>f</sub> .
5.	R <sub>fl1</sub>	Provides a reduction in the feedback with $R_{fl2}$ . $R_{fl1}$ should be 10 X $R_{fl2}$ minimum to reduce effects on the pole created by $R_{fl2}$ and $C_{fl1}$ . See also note for $R_1$ , $R_2$ for effect on System Gain.
6.	R <sub>fl2</sub>	$R_{f 2}$ and $C_{ii1}$ creates a low pass filter with a pole at $f_C = 1/(2\pi R_{f 2}C_{f 1})$ (Hz). See also note for $R_1$ , $R_2$ for effect on System Gain.
7.	C <sub>fl1</sub>	See description above for R <sub>fl2</sub> .
8.	R <sub>fl3</sub>	Establish the second pole for the low pass filter in the feedback path at $f_C = 1/(2\pi R_{fl3}C_{fl2})$ (Hz).
9.	C <sub>fl2</sub>	See description above for R <sub>fl3</sub> .
10.	L <sub>1</sub>	Combined with $C_{BYP}$ creates a 2–pole, low pass output filter that has a –3dB pole at $f_C = 1/\{2\pi[L_1(2C_{BYP} + C_1)]^{1/2}\}$ (Hz).
11.	C <sub>1</sub>	Filters the commom mode high frequency noise from the amplifier's outputs to GND. Recommended value is 0.1μF to 1μF.
12.	C <sub>byp</sub>	See description for L <sub>1</sub> .
13.	C <sub>B1</sub> -C <sub>B4</sub>	Bypass capacitors for $V_{CC}$ , $V_{EE}$ , analog and digital voltages ( $V_{DD}$ , +6V, -6V). See <b>Supply Bypassing and High Frequency PCB Design</b> in the <b>Application Information</b> section for more information.
14.	C <sub>BT</sub>	Provides the bootstrap capacitance for the boot strap pin.


15.	R <sub>DLY</sub>	Sets the dead time or break before make time to $T_{DLY} = (1.7x10^{-12})(500 + R_{DLY})$ (seconds) or
13.	' 'DLY	$R_{DLY} = [T_{DLY}/(1.7x10^{-12})] - 500 (\Omega).$
16.	C <sub>START</sub>	Controls the startup time with $T_{START} = (8.5x10^4) C_{START}$ (seconds) or $C_{START} = T_{START}$
		(8.5x10 <sup>4</sup> ) (F).
17.	R <sub>SCKT</sub>	Sets the output current limit with $I_{SCKT} = (1x10^5)/(10k\Omega \parallel R_{SCKT})$ (A) or $R_{SCKT} = [(1x10^9)/(10k\Omega \parallel R_{SCKT})]$
		$I_{SCKT}$ ] / [10k - (1x10 <sup>5</sup> / $I_{SCKT}$ )] ( $\Omega$ ).
18.	R <sub>osc</sub>	Controls the switching frequency with $f_{SW} = 1x10^9 / (4000 + R_{OSC})$ (Hz) or $R_{OSC} = (1x10^9 / (4000 + R_{OSC}))$
		f <sub>SW</sub>   - 4000 (Ω).
19.	D <sub>1</sub>	Schottky diode to protect the output MOSFETs from fly back voltages.
20.	C <sub>SBY1</sub> , C <sub>SBY2</sub> , C <sub>SBY3</sub>	Supply de-coupling capacitors. See Supply Bypassing in the Application Information
		section.
21.	R <sub>OFFSET</sub>	Provides a small DC voltage at the input to minimize the output DC offset seen by the load.
		This also minimize power on pops and clicks.
22.	C <sub>IN</sub>	Blocks DC voltages from being coupled into the input and blocks the DC voltage created by
		R <sub>OFFSET</sub> from the source.
23.	R <sub>gate</sub>	Slows the rise and fall time of the gate drive voltages that drive the output FET's.


# **Typical Performance Characteristics**





























# **Application Information**

## **GENERAL FEATURES**

#### **System Functional Information**

The LM4651 is a conventional pulse width modulator/driver. As Figure 2 shows the incoming audio signal is compared with a triangle waveform with a much higher frequency than the audio signal (not drawn to scale). The comparator creates a variable duty cycle squarewave. The squarewave has a duty cycle proportional to the audio signal level. The squarewave is then properly conditioned to drive the gates of power MOSFETs in an H-bridge configuration, such as the LM4652. The pulse train of the power MOSFETs are then fed into a low pass filter (usually a LC) which removes the high frequency and delivers an amplified replica of the audio input signal to the load.



FIGURE 2. Conventional Pulse Width Modulation

#### **Standby Function**

The standby function of the LM4651 is CMOS compatible, allowing the user to perform a muting of the music by shutting down the pulse width waveform. Standby has the added advantage of minimizing the quiescent current. Because standby shuts down the pulse width waveform, the attenuation of the music is complete (>120dB), EMI is minimized, and any output noise is eliminated since there is no modulation waveform. When in Standby mode, the outputs of the LM4652 will both be at V<sub>CC</sub>. By placing a logic "1" or 5V at pin 13, the standby function will be enabled. A logic "0" or 0V at pin 13 will disable the standby function allowing modulation by the input signal.

## **Under Voltage Protection**

The under voltage protection disables the output driver section of the LM4651 while the supply voltage is below  $\pm$  10.5V. This condition can occur as power is first applied or when low line, changes in load resistance or power supply sag occurs. The under voltage protection ensures that all power MOSFETs are off, eliminating any shoot-through current and minimizing pops or clicks during turn-on and turn-off. The under voltage protection gives the digital logic time to stabilize into known states providing a popless turn on.

# **Start Up Sequence and Self-Diagnostic Timing**

The LM4651 has an internal soft start feature (see *Figure 3*) that ensures reliable and consistent start-up while minimizing turn-on thumps or pops. During the start-up cycle the system is in standby mode. This start-up time is controlled externally by adjusting the capacitance ( $C_{START}$ ) value connected to the START pin. The start-up time can be controlled by the capacitor value connected to the START pin given by Equation (1) or (2):

$$t_{START} = (8.4x10^4)C_{START}$$
 (seconds) (1)

$$C_{START} = T_{START}/(8.5x10^4) \quad (Farads) \tag{2}$$

The value of  $C_{START}$  sets the time it takes for the IC to go though the start-up sequence and the frequency that the diagnostic circuitry checks to see if an error condition has been corrected. An Error condition occurs if current limit, thermal shut down, under voltage detection, or standby are sensed. The self-diagnostic circuit checks to see if any one of these error flags has been removed at a frequency set by the  $C_{START}$  capacitor. For example, if the value of  $C_{START}$  is  $10\mu F$  then the diagnostic circuitry will check approximately every second to see if an error condition has been corrected. If the error condition is no longer present, the LM4651/52 will return to normal operation.




FIGURE 3. Startup Timing Diagram

#### **Current Limiting and Short Circuit Protection**

The resistor value connected between the SCKT pin and GND determines the maximum output current. Once the output current is higher than the set limit, the short circuit protection turns all power MOSFETs off. The current limit is set to a minimum of 10A internally but can be increased by adjusting the value of the  $R_{\rm SCKT}$  resistor. Equation (3) shows how to find  $R_{\rm SCKT}$ .

$$I_{SCKT} = 1X10^{5}/(10k\Omega \parallel R_{SCKT}) \qquad (Amps)$$
 (3)

This feature is designed to protect the MOSFETs by setting the maximum output current limit under short circuit conditions. It is designed to be a fail-safe protection when the output terminals are shorted or a speaker fails and causes a short circuit condition.

#### **Thermal Protection**

The LM4651 has internal circuitry (pin 12) that is activated by the thermal shutdown output signal from the LM4652 (pin 4). The LM4652 has thermal shut down circuitry that monitors the temperature of the die. The voltage on the TSD pin (pin 4 of the LM4652) goes high (6V) once the temperature of the LM4652 die reaches 150°C. This pin should be connected directly to the TSD pin of the LM4651 (pin 12). The LM4651 disables the pulse width waveform when the LM4652 transmits the thermal shutdown flag. The pulse width waveform remains disabled until the TSD flag from the LM4652 goes low, signaling the junction temperature has cooled to a safe level.

#### **Dead Time Setting**

The DELAY pin on the LM4651 allows the user to set the amount of dead time or break before make of the system. This is the amount of time one pair of FETs are off before another pair is switched on. Increased dead time will reduce the shoot through current but has the disadvantage of increasing THD. The dead time should be reduced as the desired bandwidth of operation increases. The dead time can be adjusted with the  $R_{\text{DLY}}$  resistor by Equation (4):

$$T_{DLY} = 1.7x10^{-12} (500 + R_{DLY})$$
 (Seconds) (4)

Currently, the recommended value is  $5k\Omega$ .

#### **Oscillator Control**

The modulation frequency is set by an external resistor,  $R_{OSC}$ , connected between pin 16 and GND. The modulation frequency can be set within the range of 50kHz to 225kHz according to the design requirements. The values of  $R_{OSC}$  and  $f_{OSC}$  can be found by Equation (5) and (6):


$$f_{OSC} = 1x10^9/(4000 + R_{OSC})$$
 (Hz) (5)

$$R_{OSC} = (1x10^9/f_{OSC}) - 4000$$
 (\Omega)

Equations (5) and (6) are for  $R_{DLY}=0$ . Using a value of  $R_{DLY}$  greater than zero will increase the value needed for  $R_{OSC}$ . For  $R_{DLY}=5k\Omega$ ,  $R_{OSC}$  will need to be increased by about  $2k\Omega$ . As the graphs show, increasing the switching frequency will reduce the THD but also decreases the efficiency and maximum output power level before clipping. Increasing the switching frequency increases the amount of loss because switching currents lower the efficiency across the output power range. A higher switching frequency also lowers the maximum output power before clipping or the 1% THD point occur.

#### **Over-Modulation Protection**

The over-modulation protection is an internally generated fixed pulse width signal that prevents any side of the H-bridge power MOSFETs from remaining active for an extended period of time. This condition can result when the input signal amplitude is higher than the internal triangle waveform. Lack of an over modulation signal can increase distortion when the amplifier's output is clipping. *Figure 4* shows how the over modulation protection works.



**FIGURE 4. Over Modulation Protection** 

The over modulation protection also provides a "soft clip" type response on the top of a sine wave. This minimum pulse time is internally set and cannot be adjusted. As the switching frequency increases this minimum time becomes a higher percentage of the period ( $T_{\text{PERIOD}} = 1/t_{\text{SW}}$ ). Because the over modulation protection time is a higher percentage of the period, the peak output voltage is lower and, therefore, the output power at clipping is lower for the same given supply rails and load.

## **Feedback Amplifier and Filter**

The purpose of the feedback amplifier is to differentially sample the output and provide a single-ended feedback signal to the error amplifier to close the feedback loop. The feedback is taken directly from the switching output before the demodulating LC filter to avoid the phase shift caused by the output filter. The signal fed back is first low pass filtered with a single pole or dual pole RC filter to remove the switching frequency and its harmonics. The differential signal, derived from the bridge output, goes into the high input impedance instrumentation amplifier that is used as the feedback amplifier. The

instrumentation amplifier has an internally fixed gain of 1. The use of an instrumentation amplifier serves two purposes. First, it's input are high impedance so it doesn't load down the output stage. Secondly, an IA has excellent common-mode rejection when its gain setting resistors are properly matched. This feature allows the IA to derive the true feedback signal from the differential output, which aids in improving the system performance.




FIGURE 5. Feedback instrumentation Amplifier Schematic

## **Error Amplifier**

The purpose of the error amplifier is to sum the input audio signal with the feedback signal derived from the output. This inverting amplifier's gain is externally configurable by resistors Rf and R1. The parallel feedback capacitor and resistor form a low pass filter that limits the frequency content of the input audio signal and the feedback signal. The pole of the filter is set by Equation (7).

$$f_{IP} = 1/(2\pi R_f C_f)$$
 (Hz) (7)

### **On-Board Regulators**

The LM4651 has its own internal supply regulators for both analog and digital circuits. Separate  $\pm 6V$  regulators exist solely for the analog amplifiers, oscillator and PWM comparators. A separate voltage regulator powers the digital logic that controls the protection, level shifting, and high–/low–side driver circuits. System performance is enhanced by bypassing each regulator's output. The  $\pm 6V$  regulator outputs, labeled  $\pm 6V_{BYP}$  (pin 6) and  $\pm 6V_{BYP}$  (pin 8) should be bypassed to ground. The digital regulator output,  $\pm 4V_{DDBYP}$  (pins 20 & 21) should be bypassed to  $\pm 4V_{DDBYP}$  (pins 20 & 21) should be bypassed to  $\pm 4V_{DDBYP}$  should be always be 6V closer to ground than the negative rail,  $\pm 4V_{EE}$ . As an example, if  $\pm 4V_{EE}$  and type can be found in Figure 1, **Typical audio Application Circuit**.

#### **APPLICATIONS HINTS**


#### Introduction

National Semiconductor (NSC) is committed to providing application information that assists our customers in obtaining the best performance possible from our products. The following information is provided in order to support this commitment. The reader should be aware that the optimization of performance was done using a reference PCB designed by NSC and shown in *Figure 7* through *Figure 11*. Variations in performance can occur because of physical changes in the printed circuit board and the application. Therefore, the designer should know that component value changes may be required in order to optimize performance in a given applica-

tion. The values shown in this data sheet can be used as a starting point for evaluation purposes. When working with high frequency circuits, good layout practices are also critical to achieving maximum performance.

#### Input Pre-Amplifier with Subwoofer Filter

The LM4651 and LM4652 Class D solution is designed for low frequency audio applications where low gain is required. This necessitates a pre–amplifier stage with gain and a low pass audio filter. An inexpensive input stage can be designed using National's LM833 audio operational amplifier and a minimum number of external components. A gain of 10 (20dB) is recommended for the pre–amplifier stage. For a subwoofer application, the pole of the low pass filter is normally set within the range of 60Hz – 180Hz. For a clean sounding subwoofer the filter should be at least a second-order filter to sharply roll off the high frequency audio signals. A higher order filter is recommended for stand-alone self-powered subwoofer applications. Figure 6 shows a simple input stage with a gain of 10 and a second-order low pass filter.



...

FIGURE 6. Pre-amplifier Stage with Low Pass Fifter

# Supply Bypassing

Correct supply bypassing has two important goals. The first is to ensure that noise on the supply lines does not enter the circuit and become audible in the output. The second is to help stabilize an unregulated power supply and provide current under heavy current conditions. Because of the two different goals multiple capacitors of various types and values are recommended for supply bypassing. For noise de-coupling, generally small ceramic capacitors (.001µF to .1µF) along with slightly larger tantalum or electrolytic capacitors (1µF to 10µF) in parallel will do an adequate job of removing most noise from the supply rails. These capacitors should be placed as close as possible to each IC's supply pin(s) using leads as short as possible. For supply stabilizing, large electrolytic capacitors (3,300µF to 15,000µF) are needed. The value used is design and cost dependent.

#### **High Frequency PCB Design**

A double-sided PCB is recommended when designing a class D amplifier system. One side should contain a ground plane with the power traces on the other side directly over the ground plane. The advantage is the parasitic capacitance created between the ground plane and the power planes. This parasitic capacitance is very small (pF) but is the value needed for coupling high frequency noise to ground. At high frequencies, capacitors begin to act more like inductors because of lead and parasitic inductance in the capacitor. For this reason, bypassing capacitors should be surface mount because of their low parasitic inductance. Equation (8) shows how to determine the amount of power to ground plane capacitance.

$$C = \varepsilon o \varepsilon r A/d$$
 (Farads) (8)

where  $\varepsilon o = 0.22479 pF/in$  and  $\varepsilon r = 4.1$ 

A is the common PCB area and d is the distance between the planes. The designer should target a value of 100pF or greater for both the positive supply to ground capacitance and negative supply to ground capacitance. Signal traces that cross over each other should be laid out at 90° to minimized any coupling.

#### **Output Offset Voltage Minimization**

The amount of DC offset voltage seen at the output with no input signal present is already quite good with the LM4651/52. With no input signal present the system should be at 50% duty cycle. Any deviation from 50% duty cycle creates a DC offset voltage seen by the load. To completely eliminate the DC offset, a DC voltage divider can be used at the input to set the DC offset to near zero. This is accomplished by a simple resistor divider that applies a small DC voltage to the input. This forces the duty cycle to 50% when there is no input signal. The result is a LM4651 and LM4652 system with near zero DC offset. The divider should be a  $1.8M\Omega$  from the +6V output (pin 6) to the input (other side of 25k, R1). R1 acts like the second resistor in the divider. Also use a 1µF input capacitor before R<sub>1</sub> to block the DC voltage from the source. R<sub>1</sub> and the 1µF capacitor create a high pass filter with a 3dB point at 6.35Hz. The value of R<sub>OFFSET</sub> is set according to the application. Variations in switching frequency and supply voltage will change the amount of offset voltage requiring a different value than stated above. The value above (1.8M $\Omega$ ) is for  $\pm 20V$  and a switching frequency of 125kHz.

## **Output Stage Filtering**

As common with Class D amplifier design, there are many trade-offs associated with different circuit values. The output stage is not an exception. National has found good results with a 50µF inductor and a 5µF Mylar capacitor (see Figure 1, **Typical Audio Application Circuit**) used as the output LC filter. The two-pole filter contains three components; L<sub>1</sub> and C<sub>BYP</sub> because the LM4651 and LM4652 have a bridged output. The design formula for a bridge output filter is  $f_C = 1/\{2TT[L_1(2C_{RYP} + C_1)]^{1/2}\}$  (Hz).

A common mistake is to connect a large capacitor between ground and each output. This applies only to single-ended applications. In bridge operation, each output sees  $C_{\rm BYP}$ . This causes the extra factor of 2 in the formula. The alternative to  $C_{\rm BYP}$  is a capacitor connected between each output,  $V_{\rm O}$ , and  $V_{\rm O_2}$ , and ground. This alternative is, however, not size or cost efficient because each capacitor must be twice  $C_{\rm BYP}$ 's value to achieve the same filter cutoff frequency. The additional small value capacitors connected between each output and ground  $(C_1)$  help filter the high frequency from the output to ground . The recommended value for  $C_1$  is  $0.1\mu F$  to  $1\mu F$  or 2% to 20% of  $C_{\rm BYP}$ ."

## **Modulation Frequency Optimization**

Setting the modulation frequency depends largely on the application requirements. To maximize efficiency and output power a lower modulation frequency should be used. The lower modulation frequency will lower the amount of loss caused by switching the output MOSFETs increasing the efficiency a few percent. A lower switching frequency will also increase the peak output power before clipping because the over modulation protection time is a smaller percentage of the total period. Unfortunately, the lower modulation frequency has worse THD+N performance when the output power is below 10 watts. The recommended switching frequency to balance the THD+N performance, efficiency and output power is 125kHz to 145kHz.

#### THD+N Measurements and Out of Audio Band Noise

THD+N (Total Harmonic Distortion plus Noise) is a very important parameter by which all audio amplifiers are measured. Often it is shown as a graph where either the output power or frequency is changed over the operating range. A very important variable in the measurement of THD+N is the bandwidth limiting filter at the input of the test equipment.

Class D amplifiers, by design, switch their output power devices at a much higher frequency than the accepted audio range (20Hz - 20kHz). Switching the outputs makes the amplifier much more efficient than a traditional Class A/B amplifier. Switching the outputs at high frequency also increases the out-of-band noise. Under normal circumstances this out-of-band noise is significantly reduced by the output low pass filter. If the low pass filter is not optimized for a given switching frequency, there can be significant increase in out-of-band noise.

THD+N measurements can be significantly affected by outof-band noise, resulting in a higher than expected THD+N measurement. To achieve a more accurate measurement of THD, the bandwidth at the input of the test equipment must be limited. Some common upper filter points are 22kHz, 30kHz, and 80kHz. The input filter limits the noise component of the THD+N measurement to a smaller bandwidth resulting in a more real-world THD+N value.

The output low pass filter does not remove all of the switching fundamental and harmonics. If the switching frequency fundamental is in the measurement range of the test equipment, the THD+N measurement will include switching frequency energy not removed by the output filter. Whereas the switching frequency energy is not audible, it's presence degrades the THD+N measurement. Reducing the bandwidth to 30kHz and 22kHz reveals the true THD performance of the Class D amplifier. Increasing the switching frequency or reducing the cutoff frequency of the output filter will also reduce the level of the switching frequency fundamental and it's harmonics present at the output. This is caused by a switching frequency that is higher than the output filter cutoff frequency and, therefore, more attenuation of the switching frequency.

In-band noise is higher in switching amplifiers than in linear amplifiers because of increased noise from the switching waveform. The majority of noise is out of band (as discussed above), but there is also an increase of audible noise. The output filter design (order and location of poles) has a large effect on the audible noise level. Power supply voltage also has an effect on noise level. The output filter removes a certain amount of the switching noise. As the supply increases, the attenuation by the output fiter is constant. However, the switching waveform is now much larger resulting in higher noise levels.

# THERMAL CONSIDERATIONS

# **Heat Sinking**

The choice of a heat sink for the output FETs in a Class D audio amplifier is made such that the die temperature does not exceed  $T_{JMAX}$  and activate the thermal protection circuitry under normal operating conditions. The heat sink should be chosen to dissipate the maximum IC power which occurs at maximum output power for a given load. Knowing the maximum output power, the ambient temperature surrounding the device, the load and the switching frequency, the maximum power dissipation can be calculated. The additional parameters needed are the maximum junction temperature and the thermal resistance of the IC package ( $\theta_{\rm IC}$ , junction to case),

both of which are provided in the **Absolute Maximum Ratings** and **Operating Ratings** sections above.

It should be noted that the idea behind dissipating the power within the IC is to provide the device with a low resistance to convection heat transfer such as a heat sink. Convection cooling heat sinks are available commercially and their manufacturers should be consulted for ratings. It is always safer to be conservative in thermal design.

Proper IC mounting is required to minimize the thermal drop between the package and the heat sink. The heat sink must also have enough metal under the package to conduct heat from the center of the package bottom to the fins without excessive temperature drop. A thermal grease such as Wakefield type 120 or Thermalloy Thermacote should be used when mounting the package to the heat sink. Without some thermal grease, the thermal resistance  $\theta_{CS}$  (case to sink) will be no better than 0.5°C/W, and probably much worse. With the thermal grease, the thermal resistance will be 0.2°C/W or less. It is important to properly torque the mounting screw. Over tightening the mounting screw will cause the package to warp and reduce the contact area with the heat sink. It can also crack the die and cause failure of the IC. The recommended maximum torque applied to the mounting screw is 40 inch-lbs. or 3.3 foot-lbs.

#### **Determining Maximum Power Dissipation**

Power dissipation within the integrated circuit package is a very important parameter. An incorrect maximum power dissipation ( $P_D$ ) calculation may result in inadequate heat sinking, causing thermal shutdown circuitry to operate intermittently. There are two components of power dissipation in a class D amplifier. One component of power dissipation in the LM4652 is the  $R_{DS_{(NN)}}$  of the FET times the RMS output current when operating at maximum output power. The other component of power dissipation in the LM4652 is the switching loss. If the output power is high enough and the DC resistance of the filter coils is not minimized then significant loss can occur in the output filter. This will not affect the power dissipation in the LM4652 but should be checked to be sure that the filter coils with not over heat.

The first step in determining the maximum power dissipation is finding the maximum output power with a given voltage and load. Refer to the graph **Output Power verses Supply Voltage** to determine the output power for the given load and supply voltage. From this power, the RMS output current can be calculated as  $I_{\text{OUTRMS}} = \text{SQRT}(P_{\text{OUT}}/R_{\text{L}})$ . The power dissipation caused by the output current is  $P_{\text{DOUT}} = (I_{\text{OUTRMS}})^2 \cdot (2 \cdot R_{\text{DS}_{(\text{ON})}})$ . The value for  $R_{\text{DS}_{(\text{ON})}}$  can be found from the **Electrical Characteristics for the LM4652** table above. The percentage of loss due to the switching is calculated by Equation (9):

$$\text{\%LOSS}_{\text{SWITCH}} = (t_r + t_f + T_{\text{OVERMOD}}) * f_{\text{SW}}$$
 (9)

 $\rm t_r$ ,  $\rm t_r$  and  $\rm T_{\rm OVERMOD}$  can be found in the Electrical Characteristic for the LM4651 and Electrical Characteristic for the LM4652 sections above. The system designer determines the value for  $\rm f_{\rm SW}$  (switching frequency). Power dissipation caused by switching loss is found by Equation (10).  $\rm P_{\rm OUT-MAX}$  is the 1% output power for the given supply voltage and the load impedance being used in the application.  $\rm P_{\rm OUTMAX}$  can be determined from the graph Output Power vs. Supply Voltage in the Typical Performance Characteristics section above.

$$P_{DSWITCH} = (\%LOSS_{SWITCH} * P_{OUTMAX}) /$$

$$(1-\%LOSS_{SWITCH}) (Watts) (10)$$

 $P_{DMAX}$  for the LM4652 is found by adding the two components  $(P_{DSWITCH} + P_{DOUT})$  of power dissipation together.

## **Determining the Correct Heat Sink**

Once the LM4652's power dissipation known, the maximum thermal resistance (in °C/W) of a heat sink can be calculated. This calculation is made using Equation (11) and is based on the fact that thermal heat flow parameters are analogous to electrical current flow properties.

$$P_{DMAX} = (T_{JMAX} - T_{AMBIENTMAX}) / \theta_{JA} \quad (Watts)$$

$$Where \theta_{JA} = \theta_{JC} + \theta_{CS} + \theta_{SA}$$
(11)

Since we know  $\theta_{JC},\,\theta_{CS},$  and  $T_{JMAX}$  from the **Absolute Maximum Ratings** and **Operating Ratings** sections above (taking care to use the correct  $\theta_{JC}$  for the LM4652 depending on which package type is being used in the application) and have calculated  $P_{DMAX}$  and  $T_{AMBIENTMAX},$  we only need  $\theta_{SA},$  the heat sink's thermal resistance. The following equation is derived from Equation (11):

$$\theta_{SA} = [(T_{JMAX} - T_{AMBIENTMAX}) / P_{DMAX}] - \theta_{JC} - \theta_{CS}$$

Again, it must be noted that the value of  $\theta_{SA}$  is dependent upon the system designer's application and its corresponding parameters as described previously. If the ambient temperature surrounding the audio amplifier is higher than T<sub>AMBIENTMAX</sub>, then the thermal resistance for the heat sink, given all other parameters are equal, will need to be lower.

#### **Example Design of a Class D Amplifier**

The following is an example of how to design a class D amplifier system for a power subwoofer application utilizing the LM4651 and LM4652 to meet the design requirements listed below:

•	Output Power, 1% THD	12	5W
_			40

• Load Impedance 
$$4\Omega$$
  
• Input Signal level 3V RMS (max)

50°C (max) **Ambient Temperature** 

## **Determine the Supply Voltage**

From the graph Output Power verses Supply voltage at 1% **THD** the supply voltage needed for a 125 watt,  $4\Omega$  application is found to be ±20V.

# Determine the Value for R<sub>OSC</sub>(Modulation Frequency)

The oscillation frequency is chosen to obtain a satisfactory efficiency level while also maintaining a reasonable THD performance. The modulation frequency can be chosen using the Clipping Power Point and Efficiency verses Switching Frequency graph. A modulation frequency of 125kHz is found to be a good middle ground for THD performance and efficiency. The value of the resistor for ROSC is found from Equation (6) to be 3.9 k $\Omega$ .

## Determine the Value for R<sub>SCKT</sub> (Circuit Limit)

The current limit is internally set as a failsafe to 10 amps. The inductor ripple current and the peak output current must be lower than 10 amps or current limit protection will turn on. A typical  $4\Omega$  load driven by a filter using 50µH inductors does not require more than 10A. The current limit will have to be increased when loads less than  $4\Omega$  are used to acheive higher output power. With  $R_{SCKT}$  equal to  $100k\Omega,$  the current limit is

## Determine the Value for R<sub>DLY</sub> (Dead Time Control)

The delay time or dead time is set to the recommended value so  $R_{DIY}$  equals  $5k\Omega$ . If a higher bandwidth of operation is desired, R<sub>DLY</sub> should be a lower value resistor. If a zero value for R<sub>DLY</sub> is desired, connect the LM4651's pin 17 to GND.

## Determine the Value of $L_1$ , $C_{BYP}$ , $C_1$ , $R_{fl1}$ , $R_{fl2}$ , $C_{fl1}$ , $C_{fl2}$ , $R_f$ , C<sub>f</sub> (the Output and Feedback Filters)

All component values show in Figure 1 Typical Audio Application Circuit, are optimized for a subwoofer application. Use the following guidelines when changing any component values from those shown. The frequency response of the output filter is controlled by L<sub>1</sub> and C<sub>BYP</sub>. Refer to the **Application** Information section titled Output Stage Filtering for a detailed explanation on calculating the correct values for L₁ and  $C_{BYP}$ .

 $C_1$  should be in the range of  $0.1\mu F$  to  $1\mu F$  or 2 - 20% of

 $R_{fl1}$  and  $R_{fl2}$  are found by the ratio  $R_{fl1} = 10R_{fl2}$ .

A lower ratio can be used if the application is for lower output voltages than the 125Watt,  $4\Omega$  solution show here.

The feedback RC filter's pole location should be higher than the output filter pole. The reason for two capacitors in parallel instead of one larger capacitor is to reduce the possible EMI from the feedback traces,  $C_{fl1}$  is placed close as possible to the output of the LM4652 so that an audio signal is present on the feedback trace instead of a high frequency square wave. C<sub>ft2</sub> is then placed as close as possible to the feedback inputs (pins 14, 19) of the LM4651 to filter off any noise picked up by the feedback traces. The combination lowers EMI and provides a cleaner audio feedback signal to the LM4651. Re should be in range of  $100k\Omega$  to  $1M\Omega$ . C<sub>f</sub> controls the bandwidth of the error signal and should be in the range of 100pF to 470pF

## Determine the Value for C<sub>START</sub> (Start Up Delay)

The start-up delay is chosen to be 1 second to ensure minimum pops or clicks when the amplifier is powered up. Using Equation (2), the value of C<sub>START</sub> is 11.7µF. A standard value of 10µF is used.

## Determine the Value of Gain, R<sub>1</sub>, and R<sub>2</sub>

The gain is set to produce a 125W output at no more than 1% distortion with a  $3V_{RMS}$  input. A dissipation of 125W in a  $4\Omega$ load requires a 22.4V<sub>RMS</sub> signal. To produce this output signal, the LM4651/LM4652 amplifier needs an overall closedloop gain of 22.4V<sub>RMS</sub>/3V<sub>RMS</sub>, or 7.5V/V (17.5db). Equation (12) shows all the variables that affect the system gain.

$$\begin{aligned} \text{Gain} &= \{ [R_2/(R_1 + 100)] \times [(R_{\text{fl}1} + R_{\text{fl}2})/R_{\text{fl}2}] - [R_2/(R_1 + 100)] + 0.5 \} + [(V_{\text{CC}} - 20) * 0.0175] \text{ (V/V)} \end{aligned} \tag{12}$$

The values for  $R_{fl1}$ ,  $R_{fl2}$ , and  $R_f$  were found in the **Determine** the Value of the Filters section above and shown in Figure 1. Therefore,  $R_{fl1}$  = 620k $\Omega$ ,  $R_{fl2}$  = 62k $\Omega$  and  $R_f$  = 390k $\Omega$ . The value of V<sub>CC</sub> was also found as the first step in this example to be ±20V. Inserting these values into equation (12) and reducing gives the equation below:

$$R_2 = 0.7(R_1 + 100)$$

The input resistance is desired to be 20kΩ so R₁ is set to  $20k\Omega$ . R<sub>2</sub> is then found to require a value of 14.1k $\Omega$ . Standard resistor values are 14.0kΩ giving a gain of 7.43V/V or 14.3k $\Omega$  giving a gain of 7.58V/V.

Lowering R<sub>2</sub> directly affects the noise of the system. Changing R<sub>1</sub> to increase gain with the lower value for R<sub>2</sub> has very little affect on the noise level. The percent change in noise is about what whould be expected with a higher gain. The drawback to a lower R<sub>1</sub> value is a larger C<sub>IN</sub> value, necessary to properly couple the lowest desired signal frequencies. If a  $20k\Omega$  input

impedance is not required, then the recommended values shown in *Figure 1*, **Typical Audio Application Circuit** should be used: with  $R_1$ 's value set to  $4.7k\Omega$  and then using a value of  $3.4k\Omega$  for  $R_2$  for a gain of 7.5V/V.

#### **Determine the Needed Heat Sink**

The only remaining design requirement is a thermal design that prevents activating the thermal protection circuitry. Use Equations (9) - (11) to calculate the amount of power dissipation for the LM4652. The appropriate heat sink size, or thermal resistance in °C/W, will then be determined.

Equation (9) determines the percentage of loss caused by the switching. Use the typical values given in the Electrical Characteristics for the LM4651 and Electrical Characteristics for the LM4652 tables for the rise time, fall time and over modulation time:

This switching loss causes a maximum power dissipation, using Equation (10), of:

$$P_{DSWITCH} = (5.0\% * 125W) / (1-5.0\%)$$
  
 $P_{DSWITCH} = 6.6W$ 

Next the power dissipation caused by the  $R_{DS(ON)}$  of the output FETs is found by multiplying the output current times the  $R_{DS(ON)}$ . Again, the value for  $R_{DS(ON)}$  is found from the **Electrical Characteristics for the LM4652** table above. The value for  $R_{DS(ON)}$  at 100°C is used since we are calculating the maximum power dissipation.

$$\begin{split} I_{OUTRMS} &= SQRT(125watts/4\Omega) = 5.59 \text{ amps} \\ P_{RDS(ON)} &= (5.59A)^2*(0.230\Omega^*2) \\ P_{RDS(ON)} &= 14.4W \end{split}$$

The total power dissipation in the LM4652 is the sum of these two power losses giving:

$$P_{DTOTAL} = 6.6W + 14.4W = 21W$$

The value for Maximum Power Dissipation given in the **System Electrical Characteristics for the LM4651 and LM4652** is 22 watts. The difference is due to approximately 1 watt of power loss in the LM4651. The above calculations are for the power loss in the LM4652.

Lastly, use Equation (11) to determine the thermal resistance of the LM4652's heat sink. The values for  $\theta_{JC}$  and  $T_{JMAX}$  are found in the  $Operating \ Ratings$  and the  $Absolute \ Maximum \ Ratings$  section above for the LM4652. The value of  $\theta_{JC}$  is  $2^{\circ}$  C/W for the isolated (TF) package or 1°C/W for the non-isolated (T) package. The value for  $T_{JMAX}$  is 150°C. The value for  $\theta_{CS}$  is set to 0.2°C/W since this is a reasonable value when thermal grease is used. The maximum ambient temperature from the design requirements is 50°. The value of  $\theta_{SA}$  for the isolated (TF) package is:

$$\theta_{SA} = [(150^{\circ}C - 50^{\circ}C)/21W] - 2^{\circ}C/W - 0.2^{\circ}C/W$$

$$\theta_{SA} = 2.5^{\circ}C/W$$

and for the non-isolated (T) package without a mica washer to isolate the heat sink from the package:

$$\theta_{SA} = [(150^{\circ}C - 50^{\circ}C)/21W] - 1^{\circ}C/W - 0.2^{\circ}C/W$$

$$\theta_{SA} = 3.5^{\circ}C/W$$

To account for the use of a mica washer simply subtract the thermal resistance of the mica washer from  $\theta_{\text{SA}}$  calculated above.

#### RECOMMENDATIONS FOR CRITICAL EXTERNAL COMPONENTS

Circuit Symbol	Suggested Value	Suggested Type	Supplier/Contact Information	Supplier Part #
C <sub>fl1</sub>	330pF	Ceramic Disc		
C <sub>fl2</sub>	100pF	Ceramic Disc		
C <sub>f</sub>	470pF	Ceramic Disc		
C <sub>B2</sub>	1.0μF - 10μF	Resin Dipped Solid Tantalum		
C <sub>B1</sub> & C <sub>BT</sub>	0.1µF	Monolithic Ceramic		
C <sub>B3</sub>	0.001μF - 0.1μF	Monolithic Ceramic		
C <sub>2</sub>	0.1μF - 1.0μF	Metallized Polypropylene or Polyester Film		
C <sub>BYP</sub>	1.0μF - 10μF	Metallized Polypropylene or Polyester Film	Bishop Electronics Corp. (562) 695 - 0446 http://www.bishopelectronics.com/	BEC-9950 A11A-50V
C <sub>BYP</sub>	1.0μF - 10μF	Metallized Polypropylene or Polyester Film	Nichicon Corp. (847) 843-7500 http://www.nichicon-us.com/	QAF2Exx or QAS2Exx
D <sub>1</sub>	1A, 50V	Fast Schottky Diode		

L <sub>1</sub>	25µH, 5A	High Current Toroid Inductor	J.W. Miller	6702
		(with header)	(310) 515-1720	
			http://www.jwmiller.com/	
L <sub>1</sub>	47µH, 5A	High Saturation Open Core	CoilCraft	PCV-0-
		(Vertical Mount Power Chokes)	(847) 639-6400	473-05
			http://www.coilcraft.com/	
L <sub>1</sub>	50μH, 5.6A	High Saturation Flux Density	J.W. Miller	5504
		Ferrite Rod	(310) 515-1720	
			http://www.jwmiller.com/	
L <sub>1</sub>	68µH, 7.3A	High Saturation Flux Density	J.W. Miller	5512
•		Ferrite Rod	(310) 515-1720	
			http://www.jwmiller.com/	




FIGURE 7. Reference PCB Schematic




FIGURE 8. Reference PCB Silk Screen Layer






FIGURE 9. Reference PCB Silk Screen and Solder Mask Layers



10127782

FIGURE 10. Reference PCB Top Layer



10127779

FIGURE 11. Reference PCB Bottom Layer

# **BILL OF MATERIALS FOR REFERENCE PCB**

						02		
Symbol	Value	Tolerance	Туре	# per Board	Supplier/Comment		Part #	
R <sub>FL1</sub>	620kΩ	1%	1/8 - 1/4 watt	2				
R <sub>FL2</sub>	62kΩ	1%	1/8 - 1/4 watt	2				
R <sub>FL3</sub>	0Ω	1%	1/8 - 1/4 watt	2		Shorting Jumper		
R <sub>F</sub>	1ΜΩ	1%	1/8 - 1/4 watt	1				
R <sub>1</sub>	4.7kΩ	1%	1/8 - 1/4 watt	1				
R <sub>2</sub>	4.7kΩ	1%	1/8 - 1/4 watt	1				
R <sub>LP</sub>	2.2kΩ	1%	1/8 - 1/4 watt	1				
R <sub>OFFSET</sub>	0	1%	1/8 - 1/4 watt	0		** NOT USED **		
R <sub>DLY</sub>	5.1kΩ	10%	1/8 - 1/4 watt	1				
R <sub>SCKT</sub>	39kΩ	10%	1/8 - 1/4 watt	1				
R <sub>osc</sub>	6.8kΩ	10%	1/8 - 1/4 watt	1	Can als	so use as a $5.6$ k $\Omega$ resistor		
	!		All Caps. are Rad	ial lead exc	cept C <sub>BYF</sub>	o, C <sub>1</sub> .		
Symbol	Value	Tolerance	Туре	Voltage	# per Board	Supplier/Comment	Part #	
C <sub>IN</sub>	1µF	10%	Metal Polyester	100V	1	Digi-Key (800) 344-4539	EF1105-N	
C <sub>LP</sub>	0.47µF	10%	Metal Polyester	25V	1	Digi-Key (800) 344-4539	EF1474-N[	
C <sub>F</sub>	470pF	5%	Ceramic Disc	25V	1	Digi-Key (800) 344-4539	1321PH-NI	
C <sub>FL1</sub>	0	5%	Ceramic Disc	25V	0	** NOT USED **	1319PH-NI	
C <sub>FL2</sub>	100pF	5%	Ceramic Disc	25 <b>V</b>	2	Digi-Key (800) 344-4539	1313PH-NI	
C <sub>BT</sub>	0.1µF	10% - 20%	Monolithic Ceramic	100V	2	Digi-Key (800) 344-4539	P4924-ND	
C <sub>B1</sub>	0.1µF	10% - 20%	Monolithic Ceramic	100V	6	Digi-Key (800) 344-4539	P4924-ND	
C <sub>B2</sub>	1µF	10%	Tantalum Radial lead	35V	6	Digi-Key (800) 344-4539	P2059-ND	
C <sub>B3</sub>	0.001µF	10% - 20%	Monolithic Ceramic	100V	3	Digi-Key (800) 344-4539	P4898-ND	
C <sub>B4</sub>	47μF	10% - 20%	Electrolytic Radial	16V	1	Digi-Key (800) 344-4539	P914-ND	
C <sub>Start</sub>	1.5µF	10%	Tantalum Radial lead	25V	1	Digi-Key (800) 344-4539	P2044-ND	
C <sub>1</sub>	0	10%	Metal Polyester	25V	0	** NOT USED **		
C <sub>2</sub>	1µF	10%	Metal Polyester	25V	2	Digi-Key (800) 344-4539	EF1105-N	
C <sub>BYP</sub>	4.7µF	10% - 20%	Metal Polyester	50V	1	Digi-Key (800) 344-4539	EF1475-N	
C <sub>SBY1</sub>	4,700µF	20%	Electrolytic Radial	25V	2	Digi-Key (800) 344-4539	P5637A-NI	
C <sub>SBY2</sub>	0.1µF	20%	Ceramic Disc	25V	2	Digi-Key (800) 344-4539	P4201-ND	
C <sub>SBY3</sub>	0	10% - 20%	Mylar Axial lead	50V	0	** NOT USED **		

One or more pairs of coils from the list below is included with the reference PCB.								
Symbol	Value	Tolerance	Туре	Voltage	# per Board	Supplier/Comment	Part #	
L <sub>1</sub>	25µH	15%	High Current Toroid with Header	5.5 amp	2	J.W. Miller (310) 515-1720	6702	
L <sub>1</sub>	47µH	47μH 10% Ferrite Bobbin 5.0 amp Core		2	CoilCraft (847) 639-6400 http://www.coilcraft.com	PVC-2-473-05		
L <sub>1</sub>	50μH	10%	Ferrite Core	5.6 amp	2	J.W. Miller (310) 515-1720	5504	
Symbol	Description				# per	Supplier/Comment	Part #	
				Board				
S <sub>1</sub>	(SPDT) on-on, switch for STBY				1	Mouser (800) 346-6873	1055-TA2130	
Standoffs	Plastic Round, 0.875", 4-40				4	Newark (800) 463-9275	92N4905	
RCA Input	PCB Mount				1	Mouser (800) 346-6873	16PJ097	
Banana Jack	Banana jack BLACK				5	Mouser (800) 346-6873	164-6218	
Heat sink	Wakefield 603K, 2" high X 2" wide, ~ 7°C/W				1	Newark (800) 463-9275	58F537 (603K)	

Digi-Key (800) 344-4539

SR105CT-ND

## **Additional Formulas for Reference PCB:**

Pole due to C<sub>IN</sub>:

$$f_{3dB} = 1/[2\pi(R_1 + R_{LP})C_{IN}]$$
 or  $C_{IN} = 1/[2\pi(R_1 + R_{LP})f_{3dB}]$ 

1A, 50Volt Schottky (40A surge current, 8.3mS)

Pole due to  $R_{LP}$  and  $C_{LP}$ :

$$f_{3dB} = 1/[2\pi(R_1 // R_{LP})C_{LP}]$$
 or  $C_{LP} = 1/[2\pi(R_1 // R_{LP})f_{3dB}]$ .

where:

$$(R_1 // R_{LP}) = 1/[1/R_1 + 1/R_{LP}]$$

Gain for Reference PCB:

$$Gain = \{[R_2/(R_1 + 100 + R_{lp})] \times [(R_{i|1} + R_{i|2})/R_{f|2}] - [R_2/(R_1 + 100 + R_{lp})] + 0.5\} + [(V_{CC} - 20) * 0.0175]$$

#### **FULL AUDIO BANDWIDTH OPERATION**

There is nothing in the design of the LM4651/52 class D chipset that prevents full audio bandwidth (20 – 20kHz) operation. For full bandwidth operation there are several external circuit changes required. Additional external circuitry is helpful to achieve a complete solution with the best performance possible with the LM4651/52 class D chipset. The additional sections and figures below detail the changes needed for either a 60W / 8 $\Omega$  or 100W / 4 $\Omega$  (10% THD+N) complete solution using a +/-17V supply.

#### **FILTERS**

To achieve full bandwidth operation there are several filter points that must be modified. They are the output filter, the feedback filters, the error amplifier filter and the input filter. If any of the filter points are too low there will be large phase shifts in the upper audio frequencies reducing the resolution and clarity of the highs. For this reason the frequency response of the system should be flat out to 20kHz. The mistake is often made to set the –3dB point near 20kHz resulting in good bench performance but poor quality in listening test.

The output filter is made up of L<sub>1</sub>, L<sub>2</sub>, C<sub>BYP</sub>, C<sub>F1</sub>, C<sub>F2</sub> (see Figure 13). The output filter design is determined by the load impedance along with the frequency response. The filter must have a 3dB point beyond 20kHz and a Q factor close to 0.707 for best performance. The output filter is the only filter that changes with the load impedance (See Bill of Materials for Full Audio Bandwidth Reference PCB for values). Standard inductor values were used for both  $4\Omega$  and  $8\Omega$  filters.

The feedback filters and error amplifier filters will interact with the output filter if the individual pole locations of each are too close together. The feedback filter point is moved by reducing the value of  $C_{\text{FL}1},\,C_{\text{FL}3}$  to 50pF putting the feedback filter points approximately 5kHz higher than the output filter point. The error amplifier filter point is determined by Equation 7. Reducing the value of  $C_{\text{F}}$  to 390pF gave the best results.

The input filter in the typical application is a simple passive, single pole RC filter. For improved performance an active two pole filter was added as discussed below.

#### PRE-AMPLIFIER AND INPUT FILTER


For a complete solution and best performance a pre-amplifier is required. With the addition of a pre-amplifier the gain of the class D stage can be greatly reduced to improve performance. The pre-amplifier gain is set to 10V/V allowing for low gain on the class D stage with total system gain high enough to be a complete solution from line level (1V<sub>RMS</sub>) sources. Without the pre-amplifier stage the class D stage must have much higher gain and will result in decreased performance in the form of much higher THD.


With an extra op. amp. available on the other side of the LM833N the passive RC input filter is changed to an active two pole filter. The input filter does not noticeable increase THD performance but will help maintain a flat frequency response as the Q of the output filter changes with load impedance. A real speaker load impedance varies with frequency changing the Q of the output filter. The input filter is recommended to maintain flat response. For the pre-amplifier and input filter stage the circuit in Figure 6 was used with the complete input stage shown in Figure 12.


# SWITCHING FREQUENCY

A switching frequency from 75kHz to 125kHz is adequate for subwoofer applications. A lower switching frequency has higher efficiency and higher output power at the start of clipping. For a full audio bandwidth application a higher switching frequency is needed. The switching frequency must be increased not only for waveform resolution for the higher audio frequencies but also to decrease the noise floor. A switching frequency of 175kHz was used for the performance graphs shown below. The Audio Precision AUX-0025 Switching Amplifier Measurement Filter was placed before the input to the Audio Precision unit for the THD+N graphs below.

## TYPICAL PERFORMANCE FOR FULL RANGE APPLICATION









THD+N vs. Frequency  $\pm 17V$ ,  $f_{SW} = 175$ kHz,  $P_{OUT} = 1W \& 50W$  $R_1 = 4\Omega$ , 30kHz BW


10127789



THD+N vs Frequency  $\pm 17V$ ,  $f_{SW} = 175kHz$ ,  $P_{OUT} = 1W \& 25W$   $R_1 = 8\Omega$ , 30kHz BW




Frequency Response  $\pm 17V$ ,  $f_{SW} = 175kHz$ ,  $P_{OUT} = 5W = 0dB$  $R_1 = 4\Omega$ , No Filters



THD+N vs Output Power  $\pm 17V$ ,  $f_{SW} = 175$ kHz  $R_1 = 4\Omega$ , 30kHz BW

10127784






FIGURE 12. Input Pre-Amplifier And Filter Schematic





FIGURE 13. Full Audio Bandwidth Schematic

# FULL AUDIO BANDWIDTH REFERENCE BOARD ARTWORK



10127792

FIGURE 14. Composite Top View




FIGURE 15. Composite Bottom View






FIGURE 16. Silk Screen Layer



10127794

FIGURE 17. Top Layer



10127790

FIGURE 18. Bottom Layer




# BILL OF MATERIALS FOR FULL AUDIO BANDWIDTH REFERENCE PCB


Symbol	Value	Tolerance	Type		Supplier/ Comment	Part #
R <sub>FL1</sub> , R <sub>FL2</sub>	620kΩ	1%	1/8 - 1/4 Watt			
R <sub>FL3</sub> , R <sub>FL4</sub>	62kΩ	1%	1/8 - 1/4 Watt			
R <sub>F</sub>	1ΜΩ	1%	1/8 - 1/4 Watt			
R <sub>1</sub>	10kΩ	1%	1/8 - 1/4 Watt			
$R_2$	$3.3 \mathrm{k}\Omega$	1%	1/8 - 1/4 Watt			
R <sub>OFFSET</sub>					** NOT USED **	
$R_{DLY}$	5.1kΩ	5%	1/8 - 1/4 Watt			
R <sub>SCKT</sub>	<b>39k</b> Ω	5%	1/8 – 1/4 Watt			
R <sub>osc</sub>	20kΩ	20%	Trim Potentiometer		Mouser (800) 346–6873	323-409H-20K
R <sub>G1</sub> , R <sub>G2</sub> , R <sub>G3</sub> , R <sub>G4</sub>	$3.3\Omega$	5%	1/8 – 1/4 Watt			
R <sub>TSD</sub>	100kΩ	5%	1/8 - 1/4 Watt		N7.	
R <sub>PA</sub>	10kΩ	1%	1/8 - 1/4 Watt			
R <sub>i</sub>	1kΩ	1%	1/8 - 1/4 Watt			
$R_{LP1}, R_{LP2}$	$2.7 k\Omega$	1%	1/8 - 1/4 Watt			
R <sub>IN</sub>	47kΩ	5%	1/8 - 1/4 Watt			
$R_{V1}, R_{V2}$	750kΩ	5%	1/4 Watt		·	
			All Capacitors are			
1		<b>-</b> .	Radial lead	A. II	0 " (0 .	· · ·
Symbol	Value	Tolerance	Туре	Voltage	Supplier/Comment	Part #
C <sub>IN</sub>	1µF	10%	Metal Polyester	100V	Digi-Key (800) 344– 4539	EF1105-ND
C <sub>LP1</sub>	0.0022µF	10%	Ceramic Disc	25V	Digi-Key (800) 344– 4539	P4053A-ND
C <sub>LP2</sub>	0.001μF	10%	Ceramic Disc	25V	Digi-Key (800) 344– 4539	P4049A-ND
C <sub>BT1</sub> , C <sub>BT2</sub>	0.1µF	20%	Monolithic Ceramic	100V	Digi-Key (800) 344– 4539	P4924–ND
C <sub>F</sub>	390pF	10%	Metal Polyester	25V	Digi-Key (800) 344– 4539	P4932–ND
C <sub>FL1</sub> , C <sub>FL3</sub>	47pF	10%	Metal Polyester	50V	Digi-Key (800) 344– 4539	P4845–ND
C <sub>FL2</sub>					** NOT USED **	
C <sub>START</sub>	1.5µF	10%	Tantalum Radial lead	25V	Digi-Key (800) 344– 4539	P2044-ND
C <sub>B1</sub> , C <sub>B2</sub>	0.001µF	20%	Monoilthic Ceramic	100V	Digi-Key (800) 344– 4539	P4898–ND
C <sub>B3</sub> – C <sub>B12</sub>	0.1µF	20%	Monolithic Ceramic	100V	Digi-Key (800) 344– 4539	P4924–ND
C <sub>S1</sub> – C <sub>S5</sub>	1µF	10%	Tantalum Radial lead	35V	Digi-Key (800) 344– 4539	P2059-ND
C <sub>VD1</sub>	0.001µF	20%	Monolithic Ceramic	100V	Digi-Key (800) 344– 4539	P4898–ND
O <sub>VD1</sub>				<b> </b>		
C <sub>VD2</sub>	47μF	20%	Electrolytic Radial	16V	Digi-Key (800) 344– 4539	P914–ND
	47μF 0.1μF	20%	Electrolytic Radial  Metal Polyester	16V 25V		P914-ND EF1104-ND

C <sub>BYP</sub> (8Ω)	0.22µF	10%	Metal Polyester	50V	Digi-Key (800) 344– 4539	EF1224-ND
C <sub>SBY1</sub> , C <sub>SBY2</sub>	4,700µF	20%	Electrolytic Radial	25V	Digi-Key (800) 344– 4539	P10289-ND
C <sub>SBY3</sub> , C <sub>SBY4</sub>	1,000μF	20%	Electrolytic Radial	25V	Digi-Key (800) 344– 4539	P10279–ND
C <sub>SBY5</sub> , C <sub>SBY6</sub>	0.1μF	20%	Ceramic Disc	25V	Digi-Key (800) 344– 4539	P4201-ND
C <sub>SBY7</sub> , C <sub>SBY8</sub>	47µF	20%	Electrolytic Radial	16V	Digi-Key (800) 344– 4539	P914–ND
Symbol	Value	Tolerance	Type	Rating	Supplier/Comment	Part #
L <sub>1</sub> , L <sub>2</sub> (4Ω)	10μΗ	10%	Ferrite Bobbin Core	5.0 amp	CoilCraft (847) 639– 6400 http://www.coilcraft.com	PVC-2-103-05
L <sub>1</sub> , L <sub>2</sub> (8Ω)	22μΗ	10%	Ferrite Bobbin Core	5.0 amp	CoilCraft (847) 639– 6400 http://www.coilcraft.com	PVC-2-223-05
Symbol	Description				Supplier/Comment	Part #
S <sub>1</sub>	(SPDT) on-on, switch for STBY				Mouser (800) 346–6873	1055–TA2130
$D_1 - D_4$	1A, 50V Schottky (40A surge current, 8.3ms)				Digi-Key (800) 344– 4539	SR105CT-ND
ZDV <sub>1</sub> , ZDV <sub>2</sub>	12V, 500mW Zener diode				Digi-Key (800) 344– 4539	1N5242
Standoffs	Plastic Round, 0.875", 4–40				Newark (800) 463-9275	92N4905
J <sub>1</sub> , J <sub>2</sub> , J <sub>3</sub> , J <sub>4</sub>	Banana jack RED				Mouser (800) 346-6873	164–6219
J <sub>5</sub>	Banana jack BLACK				Mouser (800) 346–6873	164–6218
J <sub>6</sub>	RCA jack, PCB mount				Mouser (800) 346–6873	16PJ097
U <sub>1</sub>	Dual audio Op. Amp.				National Semiconductor	LM833N
U <sub>2</sub>	Integrated Class D controller and amplifier				National Semiconductor	LM4651N
U <sub>3</sub>	H-Bridge Power MOSFET				National Semiconductor	LM4652
Heat sink	Wakefield 603K, 2" high x 2" wide, ~7°C/W				Newark (800) 463–9275	58F537 (603K)


# Physical Dimensions inches (millimeters) unless otherwise noted



Order Number LM4651N NS Package Number N28B



Isolated TO-220 15-Lead Package Order Number LM4652TF NS Package Number TF15B



CONTROLLING DIMENSION IS INCH VALUES IN I I ARE MILLIMETERS

Non-Isolated TO-220 15-Lead Package Order Number LM4652 TA NS Package Number TA15A

# **Notes**

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Pr	oducts	Design Support			
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench		
Audio	www.national.com/audio	App Notes	www.national.com/appnotes		
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns		
Data Converters	www.national.com/adc	Samples	www.national.com/samples		
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards		
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging		
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green		
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts		
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality		
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback		
Voltage Reference	www.national.com/vref	Design Made Easy	www.national.com/easy		
PowerWise® Solutions	www.national.com/powerwise	Solutions	www.national.com/solutions		
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero		
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic		
Wireless (PLL/VCO)	www.national.com/wireless	PowerWise® Design University	www.national.com/training		

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS, PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS. NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2009 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor **Americas Technical** Support Center Email: support@nsc.com ww.national.com Tel: 1-800-272-9959

National Semiconductor Europe **Technical Support Center** Email: europe.support@nsc.com

National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan **Technical Support Center** Email: ipn.feedback@nsc.com