Supertex inc.





P-Channel Enhancement-Mode Vertical DMOS FET

Features

- Free from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- Low C_{ISS} and fast switching speeds
- High input impedance and high gain
- Excellent thermal stability
- Integral source-to-drain diode

Applications

- Motor controls
- Converters
- Amplifiers
- Switches
- Power supply circuits
- Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Ordering Information

General Description

The Supertex VP2206 is an enhancement-mode (normallyoff) transistor that utilizes a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors, and the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Destine	Package	Options	Wafer / Die Options				
Device	Device TO-39	TO-92	NW (Die in wafer form)	NJ (Die on adhesive tape)	ND (Die in waffle pack)		
VP2206	VP2206N2	VP2206N3-G	VP5206NW	VP5206NJ	VP5206ND		

For packaged products, -G indicates package is RoHS compliant ('Green'). TO-39 package is RoHS compliant ('Green'). Devices in Wafer / Die form are RoHS compliant ('Green').

Refer to Die Specification VF52 for layout and dimensions.

Product Summary


Device	BV _{DSS} /BV _{DGS} (V)	R _{DS(ON)} (max) (Ω)	l _{D(ON)} (min) (A)
VP2206N2	60	0.0	4.0
VP2206N3-G	-60	0.9	-4.0

Absolute Maximum Ratings

Parameter	Value
Drain-to-source voltage	BV _{DSS}
Drain-to-gate voltage	BV _{DGS}
Gate-to-source voltage	±20V
Operating and storage temperature	-55°C to +150°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

Pin Configurations



DRAIN SOURCE GATE

TO-92 (N3)


TO-39 (N2)

SiVP

2206

YYWW

Product Marking



Package may or may not include the following marks: Si or 🎲

TO-39 (N2)

YY = Year Sealed WW = Week Sealed _____ = "Green" Packaging

Package may or may not include the following marks: Si or 🎲

TO-92 (N3)

Thermal Characteristics

Package	I _D (continuous) [†] (A)	Ι _D (pulsed) (A)	Power Dissipation @T _c = 25°C (W)	θ _{Jc} (°C/W)	θ _{JA} (°C/W)	l _{DR} † (A)	I _{DRM} (A)
TO-39	-0.75	-8.0	6.0	20.8	125	-0.75	-8.0
TO-92	-0.64	-4.0	1.0	125	170	-0.64	-4.0

Notes:

† I_{D} (continuous) is limited by max rated T_{J} .

Electrical Characteristics ($T_A = 25^{\circ}C$ unless otherwise specified)


Sym	Parameter	Min	Тур	Max	Units	Conditions
BV _{DSS}	Drain-to-source breakdown voltage	-60	-	-	V	V _{GS} = 0V, I _D = -10mA
V _{GS(th)}	Gate threshold voltage	-1.0	-	-3.5	V	$V_{GS} = V_{DS}, I_{D} = -10 \text{mA}$
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with temperature	-	-4.3	-5.5	mV/ºC	$V_{GS} = V_{DS}, I_{D} = -10 \text{mA}$
I _{GSS}	Gate body leakage	-	-1.0	-100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$
		-	-	-50	μA	V_{GS} = 0V, V_{DS} = Max Rating
I _{DSS}	Zero gate voltage drain current	-	-	-10	mA	$V_{DS} = 0.8$ Max Rating, $V_{GS} = 0V$, $T_A = 125^{\circ}C$
	On-state drain current	-0.85	-2.0	-		V _{GS} = -5.0V, V _{DS} = -25V
D(ON)		-4.0	-9.0	-	А	V _{GS} = -10V, V _{DS} = -25V
D	Static drain-to-source on-state resistance		1.3	1.5	Ω	V _{GS} = -5.0V, I _D = -1.0A
R _{DS(ON)}		-	0.75	0.9	32	V _{GS} = -10V, I _D = -3.5A
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with temperature	-	0.85	1.2	%/°C	V _{GS} = -10V, I _D = -3.5A
G _{FS}	Forward transductance	800	1400	-	mmho	V _{DS} = -25V, I _D = -2.0A
C _{ISS}	Input capacitance	-	325	450		V _{GS} = 0V,
C _{oss}	Common source output capacitance		125	180	pF	$V_{DS} = -25V,$
C _{RSS}	Reverse transfer capacitance	-	30	40		f = 1.0MHz
t _{d(ON)}	Turn-on delay time	-	4.0	15		
t,	Rise time		16	25		$V_{DD} = -25V,$ $I_{D} = -4.0A,$
t _{d(OFF)}	Turn-off delay time	-	16	50	ns	$R_{\text{GEN}} = 10\Omega$
t _r	Fall time	-	22	50		GEN
V _{SD}	Diode forward voltage drop	-	-1.1	-1.6	V	V _{GS} = 0V, I _{SD} = -3.5A
t _{rr}	Reverse recovery time	-	500	-	ns	V _{GS} = 0V, I _{SD} = -1.0A
Notes:						

Notes:


1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)


2. All A.C. parameters sample tested.


Switching Waveforms and Test Circuit





Typical Performance Curves


















3





















3-Lead TO-39 Package Outline (N2)





Bottom View

Side View

Symbol		α	β	Α	Фа	Φb	ΦD	ΦD1	h	j	k	L
Dimension (inches)	MIN		90° NOM	.240	.190	.016	.350	.315	.009	.028	.029	.500
	NOM	45 ⁰ NOM		-	-	-	-	-	-	-	-	-
	MAX			.260	.210	.021	.370	.335	.125	.034	.040	.560*


JEDEC Registration TO-39.


* This dimension is not specified in the JEDEC drawing.

Drawings not to scale.

Supertex Doc. #: DSPD-3TO39N2, Version B052009.


3-Lead TO-92 Package Outline (N3)





Front View

Side View



Symbol		Α	b	С	D	E	E1	е	e1	L
Dimensions (inches)	MIN	.170	.014†	.014†	.175	.125	.080	.095	.045	.500
	NOM	-	-	-	-	-	-	-	-	-
	MAX	.210	.022†	.022†	.205	.165	.105	.105	.055	.610*

JEDEC Registration TO-92.

* This dimension is not specified in the JEDEC drawing.

† This dimension differs from the JEDEC drawing.

Drawings not to scale.

Supertex Doc.#: DSPD-3TO92N3, Version E041009.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>http://www.supertex.com/packaging.html</u>.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2011 Supertex inc. All rights reserved. Unauthorized use or reproduction is prohibited.